Project 3:
Design, Simulation and Verification of Combinational Circuits

Project Three asks you to simplify equations and design circuits using only AND, OR, and NOT gates. You will submit a memorandum reporting your results. This memo should contain a few paragraphs of explanation, with several attachments. To do Project Three and prepare the report, choose any of the links below:  

Due date of report:  Your report is due at your lab session one week after the Challenge was given. 
 


Copyright © 2015 Colorado State University
last modified: September 01, 2017 09/01/2015 12:00:00