next up previous
Next: ICGraph Up: COLORADO STATE UNIVERSITY Department Previous: Simulating the sample design

IC Layout

Integrated circuit layout in the Mentor Graphics uses a process definition file and is done with polygon editing. The process definition file that we will use is $EE571/Tsmc018.




Geun Rae Cho
Tue Aug 24 19:15:12 MDT 1999