Topic
|
Readings
Notes |
Supplementary
Material
|
Homework
|
Circuit
Switching vs. Packet Switching
Layered Architectures
TCP/IP, OSI |
Ch. 1,2
Forouzan/
Ch. 1 Ross & Kurose |
|
|
Physical
Layer
- Link Technologies
- Encoding (Line coding)
- Channel capacity |
Ch. 3-7
Forouzan |
Physical
Layer (Tannenbaum) |
|
Data
Link Layer
- Logical Link Control
sublayer:
- Framing
- Error
Detection
& Correction
- ARQ |
Ch. 9-11
Forouzan
Ch. 5 Ross & Kurose |
Digital
Transmission
Error
Detection & Correction (LG&W)
|
|
Network Programming
UDP Sockets
TCP Sockets |
Ch. 25-26 Forouzan
Ch. 2 Ross & Kurose |
|
|
Data Link Layer
- Medium Access Control
(MAC) sub layer
- Channelization
- Random Access
- Demand Access |
Ch. 12-15 Forouzan |
6.5
LG&W |
|
Presentations
|
Instructions
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|