

Wavelength-Routed Optical NoCs: Design and EDA — State of the Art and Future Directions

(Invited Paper)

Tsun-Ming Tseng[†], Alexandre Truppel[†], Mengchu Li[†], Mahdi Nikdast[◇], and Ulf Schlichtmann[†]

{tsun-ming.tseng, alex.truppel, mengchu.li, ulf.schlichtmann}@tum.de, mahdi.nikdast@colostate.edu

[†]Chair of Electronic Design Automation, Technical University of Munich, Arcisstraße 21, 80333 München, Germany

[◇]Department of Electrical and Computer Engineering, Colorado State University, Fort Collins, CO 80523, USA

Abstract—Wavelength-routed optical network-on-chip (WRONoC) design consists of topological and physical synthesis. It covers many interacting design aspects such as wavelength assignment, message routing, network construction, component placement, and waveguide routing. Due to the high complexity of the design problem, current manual design usually trades optimality for scalability and feasibility, which results in performance degradation and waste of resources. In this paper, we will present an overview of the existing design automation approaches that have demonstrated their effectiveness in customizing and optimizing application-specific WRONoC designs, and of the potential design automation directions to address a wider range of design challenges. We will also discuss the advantages of comprehensive optimization considering multiple design aspects simultaneously, and the possible barriers that need to be removed to achieve this goal.

I. INTRODUCTION

Silicon photonics has rapidly evolved over the past decade, and aroused great interest in both academia and industry [1]–[5]. With the growing maturity of the technology, optical network-on-chip (ONoC) emerges as a next-generation infrastructure for the data transmission in multiprocessor systems-on-chip (MPSoC) [6]. As the name suggests, ONoCs convert electrical signals into optical signals on different wavelengths and transmit them through optical waveguides, which are the dual of electrical wires, from initiators (senders) to targets (receivers) in the network. With the use of wavelength-division multiplexing (WDM) that allows a single waveguide to accommodate multiple wavelengths, ONoCs are able to deliver energy-efficient on-chip communication with high bandwidth and low latency [7], [8].

In particular, wavelength-routed optical networks-on-chips (WRONoCs) further reduce the latency overhead and deliver on-chip communication in a highly predictable fashion. In WRONoCs, a dedicated data transmission path is statically reserved for each initiator/target pair at design time so that all initiators can communicate with all targets concurrently without data-collision. This arbitration-free communication comes however at the expense of a relatively large amount of optical resource usage, including more microring resonators (MRRs) and wavelengths, which then lead to higher MRR tuning power [9] and laser power [10], respectively. The excessive resource usage is considered to be the major challenge for WRONoCs to be applied to large-scale networks.

To reduce resource usage, researchers have proposed several WRONoC topologies [11]–[13] where the MRRs and wavelengths can be efficiently shared among different signal paths. Nevertheless, two challenges remain before the scalability concerns can be alleviated.

First, the topology needs to be tailored to suit various communication scenarios. Standard WRONoC topologies are designed to support full connectivity, i.e. each initiator is connected to each target. This over-conservative reservation leads to significant resource waste in application-specific systems where all-to-all communication is not required [14].

Second, while topologies only focus on the logic schemes, network components such as MRRs and waveguides need to be placed and routed in a physical plane considering layout constraints. In particular, shorter waveguides with fewer bendings and crossings are preferable for minimizing the laser power. Due to the large design space, handcrafting the layout is highly inefficient and the quality of the results is unpredictable.

Design automation for WRONoCs emerges in this context to reduce design difficulty and to enhance design quality. Over the past years, remarkable progress has been made in both topological and physical synthesis. By exploring the design space in a systematic manner, networks can be automatically customized, and a significant reduction in resource usage and laser power can be achieved.

Despite the inspiring advances, design automation for WRONoCs is still in its infancy. There are essential performance factors to be investigated, and gaps in the design flow to be bridged. In this paper, we will briefly characterize the interacting design aspects of WRONoCs, and present an overview of the state-of-the-art design automation approaches as well as the open challenges. With this discussion, we want to address the great potential of design automation in promoting the development of WRONoCs, and identify the possible barriers that need to be removed to reach this goal.

II. BACKGROUND

A. WRONoC Working Mechanism

A typical setting for WRONoC application is a 3D-integrated chip consisting of vertically stacked photonic layer and electronic layer [13], [14], such as the processor-memory network shown in Figure 1. On the electronic layer there can be multiple clusters of processors, each of which is connected to a hub in the photonic layer by through-silicon vias (TSVs). With laser sources providing wavelengths, electrical signals are converted to optical signals and vice versa at electrical/optical (E/O) and optical/electrical (O/E) interfaces. Data transmission on the photonic layer among hubs and between hubs and memory controllers (MCs) of off-chip memories can be managed by a WRONoC router. WRONoCs route optical




Figure 1: A typical WRONoC setting on a 3D-stacked chip.

signals passively. For each initiator-target pair, the dedicated routing path is determined at design time.

The message routing mechanism in WRONoCs relies on microring resonators (MRRs). An MRR consists of a microring and a coupling mechanism to access the microring. The radius of the microring defines the resonant wavelengths of the MRR [15]. Figure 2 shows two MRRs that have the same resonant wavelengths but support different switching mechanisms: the parallel switching element (PSE) shown in Figure 2(a) consists of a microring between two parallel waveguides, and the crossing switching element (CSE) shown in Figure 2(b) consists of a microring nearby a waveguide crossing. When signals modulated on a resonant wavelength of the MRR approach the PSE/CSE through a nearby waveguide, they will be coupled to the microring and then switched to an opposite/orthogonal direction on the other waveguide. In these cases, we refer to the signals as being “on-resonance” with the MRRs. On the other hand, when signals modulated on some wavelengths other than the resonant wavelengths approach the MRRs, they will just ignore the microrings and keep their original directions. In this case, we refer to the signals as being “off-resonance” with the MRRs.

In WRONoCs, multiple MRRs of different resonant wavelengths are applied to construct different paths for signals on different wavelengths.

B. Topological and Physical Design Aspects

Compared to other ONoC architectures, WRONoCs require relatively more resource usage, because every communicating initiator/target pair requires a dedicated signal path. The available optical resources are however constrained by technology and power. For example, the maximum number of wavelengths that can be achieved with a 50-nm WDM band is limited to 62 or fewer if lower crosstalk is required [16]; and the usage of wavelengths and MRRs positively correlates with the static power consumption [17]. Thus, it is essential to share the wavelengths and the MRRs among different signal paths in WRONoCs.

Figure 3 shows two WRONoC topologies that both support 16 signal paths but with different resources [13]. In the folded crossbar shown in Figure 3(a), each signal path consists of a dedicated MRR for resonance, and thus 16 MRRs are used in total. But in the Snake topology shown in Figure 3(b), some signal paths do not rely on MRR for data transmission, and only 12 MRRs are used in total. This comparison demonstrates the influence of the topology design on the network performance.

WRONoC topology design consists of three interacting aspects:




Figure 2: MRR-based routing mechanism. Signals on different wavelengths are denoted as dashed lines in different shapes and colors.




Figure 3: Comparison between two WRONoC topologies. Initiators and targets are denoted as I and T, respectively. MRRs of different resonant wavelengths are represented with circles in different colors.

- Network construction. The switching mechanisms of MRRs depend on the nearby waveguides. Current WRONoC topologies are mostly based on two waveguide structures: crossbar [18], which naturally supports both PSE and CSE, and ring [19], which avoids waveguide crossings and does not rely on MRR for signal routing.
- Wavelength assignment. At least one wavelength needs to be assigned to each signal path. A wavelength can be shared among multiple signal paths, but the following constraints must be satisfied to avoid data-collision: 1) wavelengths assigned to the signal paths between the same initiator and different targets must be different; and 2) wavelengths assigned to the signal paths between different initiators and the same target must be different.
- Message routing. The MRR usage and the logic connections among the MRRs, initiators, and targets need to be determined, so that signals can be routed from their initiators to their designated targets based on their wavelengths. In particular, the paths of signals on the same wavelengths but between different initiator/target pairs must not overlap.

To design a WRONoC topology with as few wavelengths and MRRs as possible, the three aspects should be considered comprehensively with respect to the network communication requirements. The design space is however huge and increases drastically as the network size increases.

While topology design focuses on the logic schemes, the network




Figure 4: A λ -router topology of a processor-memory network and its resulting physical layout [20]. Each hub (H) or each memory (M) in the network serves as both initiator and target.

components such as MRRs and waveguides need to be placed and routed in a physical plane considering layout constraints such as the locations of the initiators/targets, the routability of the waveguides, the size of the components, etc. For example, Figure 4 shows a λ -router topology and a physical layout that maps this topology to the optical layer of a 3D-stacked chip, where the locations of the hubs and memories are fixed and the size of the chip is limited. We can clearly see the increased complexity of the final layout and envision the huge design space.

WRONoC physical design consists of placement of the network components and routing of the waveguides. In particular, the insertion loss (signal degradation) in a signal path positively correlates with the lengths of waveguides (propagation loss), the number of waveguide bends (bending loss) and the number of waveguide crossings (crossing loss). Since the signal path that introduces the highest insertion loss determines the laser output power per wavelength [9], the physical design has a great impact on the network performance.

III. DESIGN AUTOMATION: THE STATE-OF-THE-ART

Design automation for WRONoCs has emerged in the last decade to ease design difficulty and to enhance design quality. Remarkable progress has been made in both topological and physical design. A recent approach has also demonstrated the possibility to combine the topological and physical synthesis and optimize all the interacting design aspects comprehensively. A review of the state-of-the-art design automation approaches will be given in this section.

A. Topology Customization

Standard WRONoC topologies focus on a specific subset of communication graphs that require full connectivity among all initiators and targets [11]–[13]. However, fully connected WRONoC topologies suffer from quadratic scaling of the number of MRRs with respect to initiator/target nodes [9]. Since the number of MRRs positively correlates with the manufacturing cost and the static power consumption, fully connected topologies are limited only to small networks [14], [21].

[22] lays the ground work for automatic topology synthesis based on crossing switching elements (CSE). It identifies that for an $n \times n$ topology with n initiators and n targets, $n*(n-1)$ CSEs are required to route the signal paths. It also identifies that by combining two CSEs of the same resonant wavelengths into a 2-input \times 2-output add-drop filter (ADF), $[(n-1)*(n-2)*\dots*(n-n+2)]^n$ different topologies can be found in the design space. It proposes a four-step methodology to exhaustively explore the design space. However, the proposed method is limited to $n \times n$ topologies with full connectivity,




Figure 5: The synthesis flow of CustomTopo

and for $n > 4$, the enumeration of all possible design points becomes computationally unaffordable.

Topology customization for WRONoCs is first mentioned in [14]. It proposes a method to remove the redundancy in the λ -router topology for application-specific designs. Though the performance of the proposed method is limited by the λ -router topology which is designed to provide full-connectivity, it demonstrates the potential benefit that one can expect from topology customization.

[23] proposes CustomTopo, a design automation approach to synthesize WRONoC topologies with customized connectivity. Figure 5 shows the synthesis flow of CustomTopo. The input of CustomTopo is a communication graph, as shown in Figure 5(a). Based on the communication graph, it synthesizes a communication matrix where the entry in the i -th column and in the j -th row represents the wavelength assigned to the signal path from initiator i to target j , as shown in Figure 5(b). The communication matrix is optimized to form as many as “ADF-sharing structures” as possible, so that the MRR usage can be minimized. Based on the communication matrix, it then synthesizes a WRONoC topology with the objective of minimizing the insertion loss, as shown in Figure 5(c). CustomTopo proposes the first mathematical formulation of the topology synthesis problem, and demonstrates that the resource usage in customized topologies does not necessarily increase with the network size, i.e. the number of nodes in the network, but depends on the communication density, i.e. the number of required signal paths.

Design automation for topology customization has shown significant advantages in resource usage. Take a “Screen Savor” multimedia network [24] that consists of 12 nodes and 26 signal paths for example: compared with the fully-connected λ -router [12] that uses 132 MRRs, the method proposed in [14] reduces the MRR usage to 48 (64% reduction), and the topology synthesized by CustomTopo only consists of 26 MRRs (80% reduction).

B. Physical Design

The first automatic physical synthesis tool for WRONoCs is called PROTON and proposed in [25]. PROTON and its follow-up works

PROTON+ [26] and PLATON [27] can automatically determine a geometrical description of all optical devices (ADFs) and waveguides of a WRONoC topology on a physical plane, where the locations of initiator/target nodes are predetermined. Placement and routing are performed as two sequential steps considering the minimization of the insertion loss in the worst-case signal path. Compared to handcrafted physical layouts for λ -router [12] and GWOR [11] topologies, PROTON reduces the worst-case insertion loss by nearly a half, which allows the laser power to be reduced by up to 99%.

[28] proposes a thermal-aware physical design approach based on PLATON. Silicon photonic devices are thermal-sensitive. Temperature fluctuation can cause the resonant wavelengths of MRRs to drift [29] and degrade the efficiency of on-chip lasers [30]. [28] calculates the thermal distribution based on the distribution of the cores on the electrical layer and places the optical devices away from the hot areas.

[31] figures out that most standard WRONoC topologies are planar, i.e. there is no extra waveguide crossings outside the ADFs. However, when designing the physical layout, the PROTON family of tools introduces a large number of additional waveguide crossings. This leads to high insertion loss. [31] thus proposes a three-step physical synthesis approach named PlanarONoC, which is able to maintain the planarity of a planar logic topology. PlanarONoC first constructs a connection graph considering the orientations of ADFs for a given topology. If the connection graph is not planar, it extracts a maximally planar sub-graph. Based on the connection graph, it then applies a sophisticated algorithm to determine the routing strategy, and finally performs concurrent placement and routing to synthesize the layout. Compared to the PROTON tools, PlanarONoC trades an increase in the waveguide lengths off for a minimized number of waveguide crossings. Since the crossing loss plays a more dominant role than the propagation loss with current WRONoC technology parameters, PlanarONoC enables further reduction of the worst-case insertion loss.

C. Comprehensive Optimization

In the state-of-the-art flow, to confine the huge design space of WRONoCs, logic synthesis and physical design are separated into two sequentially-performed steps. This separation however implies an optimization gap, since physical design greatly depends on the logic topology, but in the logic synthesis step, the physical features of the optical layer are mostly ignored and thus the network performance cannot be accurately predicted and optimized.

[32] (PSION) makes the first attempt to bridge this optimization gap by combining logic synthesis and physical design as a single step. To deal with the resulting increase of the synthesis complexity, it proposes the use of a physical layout template, which can be considered as a collection of predefined waveguide- and MRR-placeholders. Instead of exhaustively exploring the whole design space, PSION only explores the placeholders provided by the template, and models the logic synthesis and physical design problems together using mixed-integer linear programming considering insertion loss. Figure 6 shows a WRONoC design synthesized by PSION, where MRRs are selectively placed in the placeholders and configured to various resonant wavelengths, so that a collision-free data transmission path is reserved for each communicating initiator-target pair. Compared to PROTON+ and PlanarONoC which perform physical synthesis based




Figure 6: A WRONoC design synthesized by PSION. A portion of the signal paths is shown where each color indicates a wavelength.

on a given topology, PSION is able to reduce the worst-case insertion loss by up to 40%, and the number of MRRs by up to 28%.

Though the benefits of comprehensive optimization have been demonstrated by PSION, there are still some barriers to be removed. First, compared to the design automation approaches that perform logic synthesis and physical design separately, PSION is more computationally expensive. For example, PSION needs a few minutes to synthesize a design with 8 nodes, while PlanarONoC can synthesize the physical layout within a second. To deal with large-scale networks, the computational efficiency must be improved. Second, the performance of PSION strongly depends on the physical layout templates. Compared to a general-purpose template, a customized template allows the MRR usage to be further reduced by 20%. However, automatic template customization calls for more research efforts.

IV. DESIGN AUTOMATION: THE CHALLENGES

Though significant progress has been made, design automation for WRONoCs is still in its early stage. There are important performance factors that have been overlooked, and a large portion of design space that remains unexplored. In this section, we will introduce some design automation challenges that need to be tackled in the future.

A. Crosstalk

Crosstalk is an intrinsic characteristic of MRRs and waveguide crossings [33]. When two signals reach an MRR or a waveguide crossing simultaneously, a small portion of the power of one signal is directed to the other signal and becomes noise. Crosstalk noise degrades the signal-to-noise ratio (SNR) and in turn requires higher laser power [16]. In ONoCs that consist of multiple MRRs and waveguide crossings, crosstalk noise will accumulate and become a severe issue that constrains the network scalability.

Current design automation approaches mostly focus on insertion loss and overlook crosstalk noise. However, [33] demonstrates that the path with the lowest SNR may not be the path that suffers the most insertion loss. Thus, crosstalk noise needs to be considered as a separate performance factor and carefully addressed in both topological and physical design.

Crosstalk noise has been analyzed for mesh-based [33], folded-torus-based [34], and fat-tree-based [35] ONoC architectures, and a formal study of crosstalk noise in any arbitrary WDM-based ONoCs

is proposed in [36], which provides the necessary theoretical foundation for developing crosstalk-aware design automation methods.

B. Bit-Level Parallelism

So far most WRONoC topology designs assume that each initiator/target pair communicates with one bit at a time using one wavelength. However, MRRs have a periodic transmission characteristic which allows them to support multiple resonant wavelengths [15]. Thus, the communication parallelism of a signal path can be increased by assigning multiple wavelengths to this path. [10] proposes the first approach to increase the bit-level parallelism by optimizing the selection of MRR radii in a given topology. However, [37] points out that the achievable bit-level parallelism does not only rely on the device parameters but also depends on the topology.

As many NoC systems have multiple different bandwidth requirements [24], [38], topology customization considering bit-level parallelism will substantially enlarge the application scope of WRONoCs. Besides, since increasing the bit-level parallelism indicates using more wavelengths, which further results in more laser power and crosstalk noise, a comprehensive study of the trade-off needs to be performed to ensure the practicability of the designs.

C. Alternative MRR Switching Elements

Current design automation research focuses on the crossing switching element (CSE), as shown in Figure 2(b), and overlooks the parallel switching element (PSE), as shown in Figure 2(a).

Compared to CSE, PSE avoids waveguide crossing and allows signals to be coupled to an MRR between parallel waveguides. As waveguide crossings are an important source of insertion loss and crosstalk noise, PSE shows potential advantage in lower laser power and higher SNR. Some manually designed ONoC routers [33], [39] demonstrate the combined usage of both PSE and CSE, which achieves promising results in insertion loss and crosstalk noise reduction.

Taking PSE into consideration implies more topological variants and thus significantly extended design space, which calls for more research efforts.

D. Alternative Topological Structures

Besides optical crossbar structures relying on MRR coupling, a ring-based topology named ORNoC has been proposed in [19] where no waveguide crossing is introduced and no MRR is used for signal routing. Compared with the crossbar-based topologies such as λ -router, GWOR, and Snake, ORNoC significantly reduces the drop loss and completely avoids the crossing loss, which leads to better energy-efficiency in small networks [18]. However, since ORNoC uses longer waveguides which result in more propagation loss, it does not scale well and is outperformed by the crossbar-based routers in large networks [13].

ORNoC demonstrates a structural alternative worthy of investigation beyond crossbar, which has not yet been systematically explored with design automation methods.

E. Power Distribution Network

Current WRONoC lasers can be classified into two categories: on-chip and off-chip. On-chip lasers are under rapid development and show potential advantages in energy efficiency [40], but they are more temperature sensitive [30] and their technology is not yet mature. Therefore, off-chip lasers are still considered as the more

practical solution by many researchers [41]–[43]. Compared to on-chip lasers, off-chip lasers require an additional power distribution network (PDN) to split the laser power from the off-chip lasers to the corresponding waveguides connected to the initiators.

So far the PDN has been designed manually [44] and not yet been considered in the existing automatic physical design approaches. However, the splitting and routing of waveguides in the PDN can also have a substantial influence on the WRONoC performances. In particular, additional waveguide crossings may be introduced and degrade the signals. Thus, it is necessary to add PDN to the automatic synthesis flow considering the routing of PDN waveguides, the placement of waveguide splitters, and the strategy for waveguide splitting.

V. CONCLUSION

WRONoC design covers many interacting aspects which imply a huge problem space. However, advances in the design automation field demonstrate that this space can be systematically explored with the aid of algorithms and computational power. In this paper, we gave a brief overview of the WRONoC design problems and introduced the state-of-the-art design automation approaches that address these problems. As design automation for WRONoCs is still in its infancy, we also discussed some performance factors and design aspects that have been so far overlooked and need to be tackled in the future.

VI. ACKNOWLEDGMENTS

The authors would like to give their sincere thanks to their long-term collaborator Prof. Davide Bertozzi from the University of Ferrara. As an insightful WRONoC designer, he always appreciates the capability of design automation and promotes the development of this field.

REFERENCES

- [1] “IBM Research — Zurich: Silicon photonics,” <https://www.zurich.ibm.com/st/photonics/optics.html>, accessed: 04-07-2019.
- [2] “IMEC: Silicon photonics integration,” <https://www.imec-int.com/en/integrated-silicon-photonics>, accessed: 04-07-2019.
- [3] “Leti: Optics & Photonics,” <http://www.leti-cea.com/cea-tech/leti/english/Pages/Applied-Research/Strategic-Axes/optics-photonics.aspx>, accessed: 04-07-2019.
- [4] “Intel® Silicon photonics: from research to product,” <http://ewh.ieee.org/soc/cpmt/presentations/cpmt1703a.pdf>, accessed: 04-07-2019.
- [5] “Intel® Silicon photonics optical transceivers,” <https://www.intel.com/content/www/us/en/architecture-and-technology/silicon-photonics/silicon-photonics-overview.html>, accessed: 04-07-2019.
- [6] N. Jiang, D. U. Becker, G. Michelogiannakis, J. Balfour, B. Towles, D. E. Shaw, J. Kim, and W. J. Dally, “A detailed and flexible cycle-accurate network-on-chip simulator,” in *2013 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS)*. IEEE, 2013, pp. 86–96.
- [7] D. Vantrease, R. Schreiber, M. Monchiero, M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis, N. Binkert, R. G. Beausoleil, and J. H. Ahn, “Corona: System implications of emerging nanophotonic technology,” *ACM SIGARCH Computer Architecture News*, vol. 36, no. 3, pp. 153–164, 2008.
- [8] P. Grani, R. Proietti, V. Akella, and S. J. B. Yoo, “Design and evaluation of awgr-based photonic noc architectures for 2.5d integrated high performance computing systems,” in *High Performance Computer Architecture (HPCA)*, 2017, pp. 289–300.

- [9] S. Werner, J. Navaridas, and M. Luján, "A survey on optical network-on-chip architectures," *ACM Computing Surveys (CSUR)*, vol. 50, no. 6, p. 89, 2018.
- [10] A. Peano, L. Ramini, M. Gavanelli, M. Nonato, and D. Bertozzi, "Design technology for fault-free and maximally-parallel wavelength-routed optical networks-on-chip," in *Proc. Int. Conf. Comput.-Aided Des.*, 2016, pp. 3:1–3:8.
- [11] X. Tan, M. Yang, L. Zhang, Y. Jiang, and J. Yang, "On a scalable, non-blocking optical router for photonic networks-on-chip designs," in *Symp. Photonics and Optoelectronics (SOPO)*, 2011.
- [12] M. Brière, B. Girodias, Y. Bouchebaba, G. Nicolescu, F. Mieyeville, F. Gaffiot, and I. O'Connor, "System level assessment of an optical noc in an mp soc platform," in *Proc. Design, Automation, and Test Europe Conf.*, 2007, pp. 1084–1089.
- [13] L. Ramini, P. Grani, S. Bartolini, and D. Bertozzi, "Contrasting wavelength-routed optical noc topologies for power-efficient 3D-stacked multicore processors using physical-layer analysis," in *Proc. Design, Automation, and Test Europe Conf.*, 2013, pp. 1589–1594.
- [14] S. L. Beux, I. O'Connor, G. Nicolescu, G. Bois, and P. G. Paulin, "Reduction methods for adapting optical network on chip topologies to 3D architectures," *Microprocessors and Microsystems: Embedded Hardware Design*, vol. 37, no. 1, pp. 87–98, 2013.
- [15] W. Bogaerts, P. De Heyn, T. Van Vaerenbergh, K. De Vos, S. Kumar Selvaraja, T. Claes, P. Dumon, P. Bienstman, D. Van Thourhout, and R. Baets, "Silicon microring resonators," *Laser & Photonics Reviews*, vol. 6, no. 1, pp. 47–73, 2012.
- [16] K. Preston, N. Scherwood-Droz, J. S. Levy, and M. Lipson, "Performance guidelines for WDM interconnects based on silicon microring resonators," *CLEO: Science and Innovations*, 2011.
- [17] S. Feng, K. Shang, J. T. Bovington, R. Wu, B. Guan, K.-T. Cheng, J. E. Bowers, and S. B. Yoo, "Athermal silicon ring resonators clad with titanium dioxide for 1.3 μm wavelength operation," *Optics express*, vol. 23, no. 20, pp. 25 653–25 660, 2015.
- [18] S. L. Beux, H. Li, G. Nicolescu, J. Trajkovic, and I. O'Connor, "Optical crossbars on chip, a comparative study based on worst-case losses," *Concurrency and Computation: Practice and Experience*, 2014.
- [19] S. L. Beux, J. Trajkovic, I. O'Connor, G. Nicolescu, G. Bois, and P. Paulin, "Optical ring network-on-chip (ORNoC): Architecture and design methodology," in *Proc. Design, Automation, and Test Europe Conf.*, 2011, pp. 788–793.
- [20] L. Ramini, D. Bertozzi, and L. P. Carloni, "Engineering a bandwidth-scalable optical layer for a 3d multi-core processor with awareness of layout constraints," in *IEEE/ACM International Symposium on Networks-on-Chip (NoCS)*, 2012, pp. 185–192.
- [21] I. O'Connor, F. Mieyeville, F. Gaffiot, A. Scandurra, and G. Nicolescu, "Reduction methods for adapting optical network on chip topologies to specific routing applications," in *Proceedings of DCIS*, 2008.
- [22] M. Tala, M. Castellari, M. Balboni, and D. Bertozzi, "Populating and exploring the design space of wavelength-routed optical network-on-chip topologies by leveraging the add-drop filtering primitive," in *IEEE/ACM International Symposium on Networks-on-Chip (NOCS)*, 2016, pp. 1–8.
- [23] M. Li, T.-M. Tseng, D. Bertozzi, M. Tala, and U. Schlichtmann, "CustomTopo: A topology generation method for application-specific wavelength-routed optical nocs," in *Proc. Int. Conf. Comput.-Aided Des.*, 2018, p. 100.
- [24] A. Alhonen, E. Salminen, L. Lehtonen, and T. D. Hämmäläinen, "A scalable, non-interfering, synthesizable network-on-chip monitor — extended version," *Microprocessors and Microsystems*, vol. 37, pp. 446–459, 2013.
- [25] A. Boos, L. Ramini, U. Schlichtmann, and D. Bertozzi, "PROTON: an automatic place-and-route tool for optical networks-on-chip," in *Proc. Int. Conf. Comput.-Aided Des.*, 2013, pp. 138–145.
- [26] A. V. Beuningen, L. Ramini, D. Bertozzi, and U. Schlichtmann, "PROTON+: A placement and routing tool for 3d optical networks-on-chip with a single optical layer," *J. Emerg. Technol. Comput. Syst.*, vol. 12, no. 4, pp. 44:1–44:28, 2016.
- [27] A. V. Beuningen and U. Schlichtmann, "PLATON: A force-directed placement algorithm for 3d optical networks-on-chip," in *Proc. Int. Symp. Phy. Des.*, 2016, pp. 27–34.
- [28] F. Jiao, S. Dong, B. Yu, B. Li, and U. Schlichtmann, "Thermal-aware placement and routing for 3d optical networks-on-chips," in *2018 IEEE International Symposium on Circuits and Systems (ISCAS)*. IEEE, 2018, pp. 1–4.
- [29] D. Ding, B. Yu, and D. Z. Pan, "Glow: A global router for low-power thermal-reliable interconnect synthesis using photonic wavelength multiplexing," in *17th Asia and South Pacific Design Automation Conference*. IEEE, 2012, pp. 621–626.
- [30] H. Li, A. Fourmigue, S. Le Beux, X. Letartre, I. O'Connor, and G. Nicolescu, "Thermal aware design method for vcsel-based on-chip optical interconnect," in *Proc. Design, Automation, and Test Europe Conf.*, 2015, pp. 1120–1125.
- [31] Y.-K. Chuang, K.-J. Chen, K.-L. Lin, S.-Y. Fang, B. Li, and U. Schlichtmann, "PlanarONoC: concurrent placement and routing considering crossing minimization for optical networks-on-chip," in *Proc. Design Autom. Conf.*, 2018, pp. 151:1–151:6.
- [32] A. Truppel, T.-M. Tseng, D. Bertozzi, J. C. Alves, and U. Schlichtmann, "PSION: Combining logical topology and physical layout optimization for Wavelength-Routed ONoCs," in *Proc. Int. Symp. Phy. Des.*, 2019.
- [33] Y. Xie, M. Nikdast, J. Xu, W. Zhang, Q. Li, X. Wu, Y. Ye, X. Wang, and W. Liu, "Crosstalk noise and bit error rate analysis for optical network-on-chip," in *Proc. Design Autom. Conf.*, 2010, pp. 657–660.
- [34] M. Nikdast, J. Xu, X. Wu, W. Zhang, Y. Ye, X. Wang, Z. Wang, and Z. Wang, "Systematic analysis of crosstalk noise in folded-torus-based optical networks-on-chip," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 33, no. 3, pp. 437–450, 2014.
- [35] M. Nikdast, J. Xu, L. H. Duong, X. Wu, Z. Wang, X. Wang, and Z. Wang, "Fat-tree-based optical interconnection networks under crosstalk noise constraint," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 23, no. 1, pp. 156–169, 2014.
- [36] M. Nikdast, J. Xu, L. H. K. Duong, X. Wu, X. Wang, Z. Wang, Z. Wang, P. Yang, Y. Ye, and Q. Hao, "Crosstalk noise in WDM-based optical networks-on-chips: A formal study and comparison," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 23, no. 11, pp. 2552–2565, 2015.
- [37] M. Tala and D. Bertozzi, "Understanding the design space of wavelength-routed optical noc topologies for power-performance optimization," in *2018 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)*. IEEE, 2018, pp. 255–260.
- [38] D. Bertozzi, A. Jalabert, S. Murali, R. Tamhankar, S. Stergiou, L. Benini, and G. D. Micheli, "NoC synthesis flow for customized domain specific multiprocessor systems-on-chip," *IEEE Trans. Parallel Distrib. Syst.*, vol. 16, no. 2, pp. 113–129, 2005.
- [39] H. Gu, K. H. Mo, J. Xu, and W. Zhang, "A low-power low-cost optical router for optical networks-on-chip in multiprocessor systems-on-chip," in *VLSI, 2009. ISVLSI '09. IEEE Computer Society Annual Symposium on*, 2009, pp. 19–24.
- [40] M. J. R. Heck and J. E. Bowers, "Energy efficient and energy proportional optical interconnects for multi-core processors: Driving the need for on-chip sources," *IEEE Journal of Selected Topics in Quantum Electronics*, vol. 20, no. 4, pp. 332–343, 2014.
- [41] R. Cao, Y. Yang, H. Gu, and L. Huang, "A thermal-aware power allocation method for optical network-on-chip," *IEEE Access*, vol. 6, pp. 61 176–61 183, 2018.
- [42] M. Ortín-Obón, M. Tala, L. Ramini, V. Viñals-Yufer, and D. Bertozzi, "Contrasting laser power requirements of wavelength-routed optical noc topologies subject to the floorplanning, placement, and routing constraints of a 3-d-stacked system," *IEEE Transactions on Very Large Scale Integration (VLSI) Systems*, vol. 25, no. 7, pp. 2081–2094, 2017.
- [43] P. Yang, Z. Wang, Z. Wang, J. Xu, Y.-S. Chang, X. Chen, R. K. Maeda, and J. Feng, "Multi-domain inter/intra-chip silicon photonic networks for energy-efficient rack-scale computing systems," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, 2019.
- [44] M. Ortín-Obón, L. Ramini, V. Viñals-Yufer, and D. Bertozzi, "A tool for synthesizing power-efficient and custom-tailored wavelength-routed optical rings," in *2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC)*. IEEE, 2017, pp. 300–305.