ECE451/ECE450 Digital System Design and Experiments

Instructor: Tom Chen

1 Objectives
ECE451 is a senior level course on digital design techniques. The purpose of this course is to provide students with opportunities to learn different digital systems and their practical applications, and various design techniques for different types of digital systems. Because this is a course related to designing hardware, a great deal of emphasis will be paid to practical issues in designing digital systems which combines both the software and hardware skills in a top-down design flow. Practical design issues can be understood only by going through a set of extensive design experiments in ECE450 both in the form of software programming at a higher level of design hierarchy and in the form of hardware building and debugging at a lower level of design hierarchy. The behavioral level design of a digital system is often performed using hardware description languages (HDLs) such as Verilog. Students taking this course will learn how to use Verilog to describe behavior and functionalities of any complex digital systems. The gate level implementation of a digital system are mapped to an field programmable gate array device for verification. Therefore, students will go through the entire design process of describing hardware using software languages, mapping it into gates and simulating the gate level design, and finally load the schematic design on to a silicon chip to verify the functionality of the system in hardware.

2 Prerequisites and Corequisites
Students are required to have taken ECE102 and have sufficient knowledge about high-level language programming in C, Java, or C++. Students MUST register ECE450 together with ECE451. ECE450 is the lab component of the ECE451.

3 Detailed Course Outline (Week-by-Week)
Following is a tentative course outline. It is subject to change depending on progress in class instruction and the design project.

Week Topics and Lab Contents
1,2: Review of basic logic design, number systems, and basic logic families (Chaps. 1, 2, and 3)
3: Introduction to Verilog/VHDL and design tools
4,5: Design of combinational logic (Chap4 and 5)
6,7: Design and optimization of sequential logic state machines (Chap7 and 8)
8,9: Examples of some sequential logic circuits and their implementation (Chap9, 10, and 11)
10: Introduction to programmable logic devices
11: Implementing combination logic with PLDs (Chap6)
12: Arithmetic logic
4 Textbook and Additional Readings
The textbook for ECE451 is "Contemporary Logic Design" by Randy H. Katz.

There is also a set of slides used by the instructor available from the bookstore. It is highly recommended that students purchase this slide packet.

The reference books for additional reading are:

5 Grading Policy
Homework 10%
Midterm 30%
Final Exam 35%
Labs and Design Project (ECE450) 25%

6 Policy for Late Homework Submission
Homework assignments that are turned in after the specified due date without a university sanctioned justification will result in a 10% per day score deduction.

7 Office Phone Number, Hours, Contact Email, and Location
Office Hours: Tuesdays and Thursdays 11:30am-1pm, or by appointment.

Office Location: Scott 352
Office Telephone: 491 6574.
Email: thomas.chen@colostate.edu

The Lab TAs for this class are Ming-Hao Cheng (MingHao.Cheng@colostate.edu) and Ryan Way (rway@rams.colostate.edu). Office Hours: during Lab hours, or by appointment.