

Course Outline:

Week	Topic
1	Introduction, MOS transistors
2	MOS transistors
3	CMOS Layout. CMOS Fabrication
4	CMOS Fabrication. Delay and Optimization
5	Delay and Optimization
6	Delay and Optimization. Power
7	Power. Interconnect
8	Interconnect. Midterm
9	Combinational Logic
10	Combinational Logic. Sequential Logic, Timing Analysis, and Metastability
11	Sequential Logic, Timing Analysis, and Metastability
12	Sequential Logic, Timing Analysis, and Metastability. Clocking and Clock Systems
13	Robustness. Test, Debug, and Verification
14	Test, Debug, and Verification
15	Review

Academic Integrity:

This course will adhere to the CSU Academic Integrity Policy as found in the General Catalog (<http://www.conflictresolution.colostate.edu/academic-integrity>) and the Student Conduct Code (<http://www.conflictresolution.colostate.edu/conduct-code>). At a minimum, violations will result in a grading penalty in this course and a report to the Office of Conflict Resolution and Student Conduct Services.

All submitted work should be your own. Copying of language, structure, images, ideas, or thoughts of another, and representing them as one's own without proper acknowledgement (from web sites, books, papers, other students, solutions from previous offerings of this course, etc.) and failure to cite sources properly is not acceptable. Sources must always be appropriately referenced, whether the source is printed, electronic, or spoken. My policy is that of zero tolerance. Minor first infraction in HWs will lead to a zero score as well as one letter level (e.g. A to B) reduction in the course grade. Major repeated infractions in HWs will result in "F" grade for the course as well as reporting to the Dean's Office.