# **ECE 480A4: Digital Logic Synthesis**

### OUT IN **Concepts:** • Overview of logic synthesis **Boolean Algebra** Introduction to VLSI CAD and design automation flow • Understand fundamentals of Boolean Hardware description language (HDL) Algorithms for Logic Synthesis and logic and algebra Binary decision diagram ٠ **Optimization** Satisfiability • Understand, design, and apply Two-level logic minimization (exact and heuristic methods) **Logic Gates and Circuits** algorithms for digital logic Multi-level logic synthesis (including algebraic techniques) • Understand representation of logic as minimization Boolean decomposition gate-level schematics, and logic circuit Delay optimization (including timing analysis) implementations Sequential logic optimization (including two- and multi-**Design Verification and Tools** ٠ level encoding) • Understand modern approaches to **Algorithms and Optimization** Technology mapping logic design and verification of Physical synthesis (standard cell mapping and technology • Understand algorithms and data ٠ digital circuits mapping on FPGAs) structures New directions in logic synthesis • Understand differences between **Technology Mapping** tractable and intractable problems • Understand technology-mapping to • Has basic knowledge of **Applications:** both ASICs and FPGAs algorithms/methods to solve Complex but optimized digital computers and systems optimization problems **Design Automation Flow** Tools:

• Use a variety of design and simulation tools to design and validate complex logic circuits

- HDL compilation and synthesis
- Boolean SAT tools
- Two-level and multi-level optimization tools (e.g., ٠ ESPRESSO)
- ABC (A System for Sequential Synthesis and Verification)

## **Programming Language and HDL**

• Has (basic) knowledge of a programming language (e.g., Python) and HDL

## **Pre-requisites**

• ECE102 with a minimum grade of С