ECE480A4 - Digital Logic Synthesis

Not Scheduled This Semester
Course Description:Application of a top-down design methodology to optimize circuits to achieve better power, performance, timing, and area, including advanced concepts in logic optimization, simulation and testing, and synchronous and asynchronous circuits, as well as a comprehensive review of high-level hardware description languages and the extraction of gate-level circuits from these representations.

This class does not have additional information available on the web.