

ECE 562


Week 8 Lecture 2


Fall 2008

Week 8 Lecture 2

Summary

Slides	Topic
3-9	MPU performance and power conversion
10-14	Fuel cell power sources
15-31	Power regulation for LED's
32-44	DCM convertors and mode boundaries
45-54	Problem 5.4 and 5.5








Fig. 1. In a typical ac-dc power-supply design, the process of changing high-voltage dc to a chopped or a pulsed waveform produces harmonics that must be limited in amplitude to obtain EMI regulatory approvals such as EN55022.




Fig. 2. An isolated output voltage is achieved by using a coupled inductor in combination with a linear regulator.







Fig. 2. This diagram shows a closed-loop control scheme for the switching power supply in a multistage digital power converter.

Phase Management Efficiency Benefits






The ability of ac-dc power supplies and dc-dc converters to communicate using PMBus commands makes it possible to monitor power consumption at the server system, rack and data center levels.



RULE #9
IT PAYS TO USE THE
RIGHT TOOLS FOR THE JOB

The New Juice Box

Methanol, butane and other gases



Associated Press

Toshiba's direct methanol fuel cell was certified as the smallest in the world





Fig. 1. With its 6-MHz switching frequency and 6-pin wafer-level chip-scale packaging, the TPS62601 500-mA synchronous buck converter requires less than 13 mm² of pc-board area for a complete dc-dc converter design.

may help solve the age-old battery problem.

Inside Lilliputian Systems' fuel cell chip





Trust is never given,
it is earned.




Part IV. Modern rectifiers, and power system harmonics


Pollution of power system by rectifier current harmonics



A low-harmonic rectifier system



Model of the ideal rectifier






Fig. 1. In off-line power supplies, a two-stage approach to power-factor correction is common. The front end, Stage 1, is a boost converter that shapes the input current and produces a high dc voltage, which is then stepped down by the converter in Stage 2.




Fig. 2. The transition-mode PFC preregulator (left) employs zero-current switching, whereby the controller waits for the inductor to completely de-energize before turning on the boost FET for the next switching cycle. A drawback of this circuit is that inductor ripple current (right) is twice the average input current.




Figure 1. The light fixture of the future may look very different from the lamp of today. Form will follow function to reflect the many ways in which LEDs can be used. In this fixture, the white bulbs incorporate blue-emitting LEDs, each covered by a phosphor that converts the blue light to white.

Parallel Topologies

LEDs in parallel: When LEDs are connected off one wire, next to each other in a row; positive (+) to separate grounds (GND).


Advantage: Not restricted to one power rail; good for keypad applications.



Series Topologies

LEDs in series: When all LEDs are connected off one wire in a column, one after another; positive (+) to negative (-).

Advantages: Single output pin, guaranteed current matching.






Figure 2. An LED luminaire includes a number of tightly integrated technologies, discussed in the text, that work together to convert electrical energy into light.





Fig. 1. All of the global requirements for driving high-brightness LED lamps can be met by this two-stage design topology. This approach supports LED string lengths up to 60 devices.

Constant Current Regulator




$$I_F = \frac{V_{FB}}{R_{FB}}$$


Constant Voltage Regulator

Voltage
Regulator
(Linear or
Switching)


$$V_0 = V_{FB} \frac{R_{FB1} + R_{FB2}}{R_{FB1}}$$



38-V, 1.2-A Switch Boost Converter



LM3509 Typical Application Circuit




Dual White LED Bias Supply

Product family	Metric	Threshold
Switching regulators/controllers ($V_{IN}/V_{OUT} \geq 7$)		$\geq 85\%$
Switching regulators/controllers ($F_{SW} \geq 2$ MHz, $V_{IN}/V_{OUT} \geq 1.5$)		$\geq 90\%$
Switching regulators/controllers (all others, $V_{IN}/V_{OUT} \geq 1.5$)	Peak efficiency	$\geq 95\%$
Switching controllers for isolated power supplies		$\geq 90\%$
Low-noise linear regulators	e_N/P_{OUT}	$\leq 10 \mu V_{rms}/mW$
LED drivers (boost)		$\geq 85\%$
LED drivers (buck)	Peak efficiency	$\geq 90\%$
LED drivers (buck-boost)		$\geq 80\%$

Table. PowerWise criteria for power management and LED lighting ICs.

Industry's first high-current flash LED driver



**PowerWise®
LED Driver**

Enables single or dual flash LED operation




Fig. 1. A 2-A flash LED driver, the AAT1282 stores its output in a supercapacitor, enabling it to drive high-intensity WLEDs in high-megapixel cameras without draining the battery.

Applications

- High-power LEDs used in single-cell, battery-powered applications or point-of-load designs with a 9-V or 12-V bus
- White LED backlighting for media form factors up to 9"
 - Ultra-mobile PCs
 - LCD photo frames
 - Industrial laser diodes
 - Medical and industrial lighting

Features

- Wide input voltage range
 - up to 18V


LM5022 60V Low Side Controller for Boost and SEPIC

Theory of Operation

The LM5022 is a high voltage low-side N-channel MOSFET controller ideal for use in boost and SEPIC regulators. It contains all of the features needed to implement single ended primary topologies. Output voltage regulation is based on current-mode control, which eases the design of loop compensation while providing inherent input voltage feed-forward.

The LM5022 includes a start-up regulator that operates over a wide input range of 6V to 60V. The PWM controller is designed for high speed capability including an oscillator frequency range up to 2 MHz and total propagation delays less than 100 ns.

Typical Application Circuit




DCM

5.3. Boost converter example

Fig 5.12 p 118

Suprise
M (D)
DCM

linear



if i_L runs dry $\rightarrow D_1, D_2, D_3 \Rightarrow$ DCM
 Mode boundary:

Previous CCM soln:

CH 1-4

$I > \Delta i_L$ for CCM

$I < \Delta i_L$ for DCM

$$I = \frac{V_g}{D^2 R}$$


$$\Delta i_L = \frac{V_g}{2L} DT_s$$

DCM
 RT i_L } ripple $\neq f(R)$
 $\Delta i_L = \frac{V_g}{2L}$

Can vary I_L and Δi_L independently

Fig 5.15
P120

Conversion ratio: DCM boost



Defined as?

Mode boundary

why max
@ $D = \frac{1}{3}$

$I > D_i$

$$\frac{V_g}{D'^2 R} > \frac{DT_i V_g}{2L} \quad \text{for CCM}$$

$$\frac{2L}{RT_i} > DD'^2 \quad \text{for CCM}$$


$K > K_{on}(D)$ for CCM

$K < K_{off}(D)$ for DCM

where $K = \frac{2L}{RT_i}$ and $K_{crit}(D) = DD'^2$

$$K_c = [D - 2D^2 + D^3]$$

$$\frac{dK_c}{dD} = 0 \Rightarrow D = \frac{1}{3}, K_c = \frac{4}{27}$$



$K < .25K_c$
guarantees?


Prob
5.1

CCM - DCM Mode boundary


How to find $[K_c]_{\max}$?

$K > K_{crit}(D)$ for CCM
 $K < K_{crit}(D)$ for DCM
 where $K = \frac{2L}{RT_s}$ and $K_{crit}(D) = DD'^2$


Goal Prob 5.4



Conversion ratio: DCM boost



Inductor volt-second balance



Volt-second balance:

$$D_1 V_g + D_2(V_g - V) + D_3(0) = 0$$


Solve for V :

$$V = \frac{D_1 + D_2}{D_2} V_g$$

note that D_2 is unknown

For steady state:
Inductor volt-second balance

Fig 5.16 p121



Key to understanding

$$V_L = 0 \text{ if } i_L = 0$$

Volt-second balance:

$$D_1 V_g + D_2 (V_g - V) + D_3(0) = 0$$

Solve for V :

$$V = \frac{D_1 + D_2}{D_2} V_g$$

note that D_2 is unknown

Capacitor charge balance

$$i_D - i_C - i_R \approx 0$$

node equation:

$$i_D(t) = i_C(t) + v(t) / R$$

capacitor charge balance:


$$\langle i_C \rangle = 0$$

hence

$$\langle i_D \rangle = V / R$$

must compute dc component of diode current and equate to load current (for this boost converter example)

Boost output always



Inductor and diode current waveforms

peak current:


$$i_{pk} = \frac{V_g}{L} D_1 T_s$$

average diode current:

$$\langle i_D \rangle = \frac{1}{T_s} \int_0^{T_s} i_D(t) dt$$

triangle area formula:

$$\int_0^{T_s} i_D(t) dt = \frac{1}{2} i_{pk} D_2 T_s$$



Equate diode current to load current

$$I_{load} = \frac{V}{R}$$

average diode current:

$$\langle i_D \rangle = \frac{1}{T_s} \left(\frac{1}{2} i_{pk} D_2 T_s \right) = \frac{V_g D_1 D_2 T_s}{2L}$$

③

equate to dc load current:

$$\frac{V_g D_1 D_2 T_s}{2L} = \frac{V}{R} = I_{load} \text{ (DC)}$$

Solution for V

Two equations and two unknowns (V and D_2):

$$V = \frac{D_1 + D_2}{D_2} V_g \quad (\text{from inductor volt-second balance})$$

$$\frac{V_g D_1 D_2 T_i}{2L} = \frac{V}{R} \quad (\text{from capacitor charge balance})$$

Eliminate D_2 , solve for V . From volt-sec balance eqn:

$$D_2 = D_1 \frac{V_g}{V - V_g}$$

Substitute into charge balance eqn, rearrange terms:

$$V^2 - VV_g - \frac{V_g^2 D_1^2}{K} = 0$$

Solution for V

$$V^2 - VV_g - \frac{V_g^2 D_1^2}{K} = 0$$

Use quadratic formula:

$$\frac{V}{V_g} = \frac{1 \pm \sqrt{1 + 4D_1^2 / K}}{2}$$

Note that one root leads to positive V , while other leads to negative V . Select positive root:

$$\frac{V}{V_g} = M(D_1, K) = \frac{1 + \sqrt{1 + 4D_1^2 / K}}{2}$$


where $K = 2L / RT_s$
valid for $K < K_{crit}(D)$

Transistor duty cycle $D = \text{interval 1 duty cycle } D_1$

$$\frac{V_o}{V_g} (\text{DCM}) > \frac{V_o}{V_g} (\text{CCM})$$

Boost converter characteristics

$\frac{V_o}{V_g}$ ~ "linear" for range of D



$$M = \begin{cases} \frac{1}{1-D} & \text{for } K > K_{\text{crit}} \\ \frac{1 + \sqrt{1 + 4D^2/K}}{2} & \text{for } K < K_{\text{crit}} \end{cases}$$

Slope DCM

Approximate M in DCM:

$$M = \frac{1}{2} + \frac{D}{\sqrt{K}}$$

National Website

LM2611

Problem 5.4

This is the Watkins-Jordan converter, realized using single-quadrant switches that constrain $i(t)$ to be positive.

a)

CCM analysis

unit-second balance

$$D(V_g - V) + D'(-V_g) = 0 \\ \Rightarrow V = V_g \frac{D - D'}{D} = V_g \frac{2D - 1}{D}$$

charge balance

$$D(I - \frac{V}{R}) + D'(-\frac{V}{R}) = 0 \\ \textcircled{1} \Rightarrow I = \frac{V}{DR} = \frac{V_g}{R} \frac{2D - 1}{D^2}$$


note $I >= 0$ for $D > \frac{1}{2}$
 $I \leq 0$ for $D \leq \frac{1}{2}$

inductor current ripple

$$\textcircled{2} \quad 2Ai = \frac{V_g}{L} T_2 \Rightarrow Ai = \frac{V_g D' T_2}{2L}$$

Make boundary

HW Ch 2



{ Compare I
allows?

$$\frac{V_g - V_o}{2L} T_2$$

CCM to DCM

DCM occurs when $Ai > I$

$$\textcircled{3} \quad \frac{V_g D' T_2}{2L} > \frac{V_g}{R} \frac{2D - 1}{D^2}$$

Be careful! $(2D - 1)$ is negative when $D < \frac{1}{2}$

For $D > \frac{1}{2}$:

$$\frac{D^2 D'}{2D - 1} > \frac{2L}{R^2} \quad \text{for DCM}$$


{ either DCM
or CCM
depends on:

b) For $D < \frac{1}{2}$: must reverse direction of inequality

$$\frac{D^2 D'}{2D-1} < \frac{DL}{R_{T_0}} \text{ for DCM}$$

Kurt



since $K \neq 0$ and $K > 0$,
this inequality is always
satisfied for $D < \frac{1}{2}$
 \Rightarrow converter always operates
in DCM when $D < \frac{1}{2}$.



$$D > \frac{1}{2}$$

CCM or DCM
depends K_C vs K

c) In DCM:



Solution of waveforms

$$I_{pk} = \frac{V_3 - V}{L} D_1 T_S$$

$$\langle i_s \rangle = 0 = D_1 (V_3 - V) + D_2 (-V_3) \quad \text{small ripple}$$

$$\langle i_s \rangle = \frac{V}{R} = \frac{1}{2} D_1 I_{pk}$$

solve for V :

$$\frac{V}{R} = \frac{1}{2} D_1 \frac{V_3 - V}{L} D_1 T_S = (V_3 - V) \frac{D_1^2 T_S}{2L}$$

$$V = (V_3 - V) \frac{D_1^2}{K} \Rightarrow V \left(1 + \frac{D_1^2}{K} \right) = \frac{D_1^2}{K} V_3$$

$$\frac{V}{V_3} = \frac{1}{\left(1 + \frac{D_1^2}{K} \right)} \quad \text{in DCM}$$

An algorithm for evaluation of $H(D_1, K)$ that works in both CCW and DCW:

★ $H(D_1, K)$


$$H(D_1, K) = \underset{\text{(take longer if CCW and DCW solutions; efficient at node boundary)}}{\text{MAX}} \left(\frac{1}{\left(1 + \frac{D_1^2}{K} \right)}, \frac{2K-1}{D_1} \right)$$

see plot on next page

T_{CCW}




Problem 5.4, part (c)
M(D, K) for Watkins-Johnson converter with
single-quadrant switches



For a given D
two choices V_o/V_g
depending on chosen K

Material

Solution to Problem 5.5
 CM mode boundary analysis
 of the Cuk converter



CCM analysis of the Cuk converter is given in
 Section 2.4. Some results:

$$V_o = \frac{V_2}{D}$$

$$V = -\frac{D}{d} V_2$$

$$I_1 = \left(\frac{D}{d}\right)^2 \frac{V_2}{R}$$



$$I_2 = \frac{D}{d} \frac{V_2}{R}$$

(note that the polarity
 of i_2 is reversed in
 section 2.4, and the
 quantities v_{o1} and V
 are called V_1 and V_2
 respectively).

Inductor current ripples (from Eq. (2.57)):

$$\Delta i_1 = \frac{V_2 DT_2}{2L_1}$$


$$\Delta i_2 = \frac{V_2 DT_2}{2L_2}$$



$\frac{1}{2} \cdot \frac{1}{2} = \frac{1}{4}$

switch diode current waveform

$$i_s(t) = \begin{cases} 0 & \text{during subinterval 1 (diode off)} \\ i_1(t) + i_2(t) & \text{during subinterval 2 (transistor off)} \end{cases}$$




$$\text{peak } i_s(t) = I_1 + I_2 + \Delta i_1 + \Delta i_2$$

CCM/DCM mode boundary

The dc components of inductor currents, I_1 and I_2 , depend on the load resistance R . The inductor current ripples, Δi_1 and Δi_2 , do not depend on the load resistance R . When we increase R , $(I_1 + I_2)$ decreases but $(\Delta i_1 + \Delta i_2)$ does not change. If we increase R such that $(I_1 + I_2) = (\Delta i_1 + \Delta i_2)$, then the diode current will be zero at the end of the switching period: $i_s(T_3) = (I_1 + I_2) - (\Delta i_1 + \Delta i_2) = 0$.



If we further increase R , then $i_s(t)$ will reach zero before the end of the switching period. The diode then becomes reverse-biased, and the converter operates in the discontinuous conduction mode:



So the buck converter operates in DCM when

$$I_1 + I_2 < \alpha_1 + \alpha_2$$

Substitute the CCM expressions for $I_1, I_2, \alpha_1, \alpha_2$ (note that the CCM analysis is valid at the CCM/DCM boundary):

$$\left(\frac{D}{D'}\right)^2 \frac{V_0}{R} + \frac{D}{D'} \frac{V_0}{R} < \frac{V_0 DT_3}{2L_1} + \frac{V_0 DT_5}{2L_2}$$

Rearrange terms:

$$\Rightarrow 2 \frac{L_1 L_2}{R T_3} < (D')^2$$

$K < K_{\text{crit}}(D)$ for DCM


$$\text{with } K = \frac{2 L_1 L_2}{R T_3}, \quad K_{\text{crit}} = (D')^2$$

End of problem 5.5:

Tutorial

Solution to Problem 5.5
DCM mode boundary analysis
of the Cuk converter

Find i_D carries $i_1 + i_2$
AC and dc parts!



Review

CCM analysis of the Cuk converter is given in
Section 2.4. Some results:

Eq 2.21

$$V_{o1} = \frac{V_s}{D}$$

Eq 2.53

$$V_o = 0$$

$$V_o = 0$$

$$i_1 = \left(\frac{1}{L_1}\right)^2 \frac{V_s}{R}$$

$$i_2 = \frac{2}{V_s} \frac{V_s}{R}$$

$$\left. \begin{array}{l} i_1 \\ i_2 \end{array} \right\} f(t)$$

0

↓

0

↓

0

↓

0

↓

0

↓

0

↓

0

↓

0

(note that the polarity
of i_1 is measured in
Section 2.4, and the
quantities V_{o1} and V_o
are related to V_1 and V_2
respectively).

Input NOT
pulsing

Inductor current ripples (from Eq. (2.57)):

$$\Delta i_1 = \frac{V_s D T_s}{2 L_1} \quad \left. \begin{array}{l} \Delta i_1 \\ \Delta i_2 \end{array} \right\} f(t)$$

$$\Delta i_2 = \frac{V_s D T_s}{2 L_2}$$




recall my (notes) ^{web} i_1 are in phase

Find i_D during D_1 & D_2 CCM

a) Sketch diode current waveform

$$i_{D(t)} = \begin{cases} 0 & \text{during subinterval } 1 \text{ (diode off)} \\ i_1(t) + i_2(t) & \text{during subinterval } 2 \text{ (transistor off)} \end{cases}$$




$$\text{peak } i_D(t) = I_1 + I_2 + \Delta i_1 + \Delta i_2$$

b) CCM/DCM mode boundary

The dc components of inductor currents, I_1 and I_2 , depend on the load resistance R . The inductor current ripples, Δi_1 and Δi_2 , do not depend on the load resistance R . When we increase R , $(I_1 + I_2)$ decreases but $(ai_1 + ai_2)$ does not change. If we increase R such that $(I_1 + I_2) = (ai_1 + ai_2)$, then the diode current will be zero at the end of the switching period: $i_D(T_3) = (I_1 + I_2) - (ai_1 + ai_2) = 0$.

Key
use
of
DCM



i_D hits "0" @ T_3

If we further increase P_0 , then $i_2(t)$ will reach zero before the end of the switching period. The diode then becomes reverse-biased, and the converter operates in the discontinuous conduction mode:



$$\Delta i \rightarrow I(DC)$$

for diode
in Cuk

$$I_{DC} = I_{(N)} + I_{(N)}$$

$$\Delta i_{diode} = \Delta i_{L_1} + \Delta i_{L_2}$$

In the cat converter operates in DCM when

$$\mathbb{E}_t[\mathbb{E}_{t+h}[\dots]] = \mathbb{E}_t[\dots]$$

Substitute the CCM expressions for I_1 , I_2 , a_{11} , a_{12} (note that the CCM analysis is valid at the cem/pbm boundary):

$$\left(\frac{D}{B}\right)^2 \frac{V_3}{R} + \frac{D}{B'} \frac{V_3}{R} < \frac{V_3 DT_3}{2L_1} + \frac{V_3 DT_3}{2L_2}$$

Family

$$\Rightarrow \frac{2 \cdot L_1 \parallel L_2}{R \cdot T_2} < (D')^2$$

K L Koenig (D) for DCM

$$\text{with } K = \frac{2 L_1 L_2}{R T_B} \quad ; \quad K_{\text{unit}} = (\text{V})^2$$