

ECE 562

Week 7 Lecture 1

Fall 2008

# Week 7 Lecture 1

## Summary


- Section notes
  - Slides 3-5 – In-class talk criteria
  - Slides 6-13 – Homework review
  - Slides 14-19 – Packaging and cooling
  - Slide 20 – Thermal – class participation
  - Slides 21-34 – Heat transfer
  - Slides 35-36 – P-N junction cooling
  - Slides 37-51 – Power diodes
  - Slides 52-66 – Diode characteristics
  - Slides 67-81 – Bipolar junction transistors



PERFORMANCE



EFFICIENCY



SAFETY



RELIABILITY



*"We've all dozed off  
during a PowerPoint,  
Bentham, but today  
was over the top."*





*"This is a story about a man  
and a desk and a flow chart."*

Problem 4.5 Push-pull Euk amplifier


$$\frac{V_o}{V_s} = \frac{D'}{D} - \frac{D}{D'} = \frac{1-2D}{2D'}$$

Requires current-bi-directional  
bio-polarized switches




How many?

Prob. 4.5




$L$   
 $C$   
 $\Rightarrow \langle V_d \rangle$   
 $\langle i_o \rangle$

First the equations:



$$\begin{aligned} v_{1,1}(t) &\approx V_g; \quad v_{1,2}(t) \approx V_g - V_{cl}; \\ v_{2,1}(t) &\approx -V_{cl} - V \\ i_1(t) &\approx I_1; \quad i_2(t) \approx I_2; \quad i_3(t) \approx I_3 + V/R; \end{aligned}$$





$$\begin{aligned} v_{1,1}(t) &\approx V_g - V_{cl}; \quad v_{1,2}(t) \approx V_g; \\ v_{2,1}(t) &\approx V_{cl} - V \\ i_1(t) &\approx I_1; \quad i_2(t) \approx -I_2; \\ i_3(t) &\approx I_3 - V/R; \end{aligned}$$

Thus:


$\text{3}   \quad \langle v_{1,2} \rangle = V_g D + (V_g - V_{cl})D' = 0$ $\quad \langle v_{1,2} \rangle = (V_g - V_{cl})D + (V_g)D' = 0$ $\quad \langle v_{1,2} \rangle = (-V_{cl} - V)D + (V_g + V)D' = 0$ $\quad \langle i_1 \rangle = I_1 D + I_1 D' = 0$ $\quad \langle i_2 \rangle = I_2 D + (-I_2)D' = 0$ $\quad \langle i_2 \rangle = (I_3 - V/R)D + (I_3 + V/R)D' = 0$	$\quad V_{cl} = V_g D'$ $\quad V_{cl} = V_g D$ $\quad V = Vg([D'/D] - [D/D'])$ $\quad I_1 = -VD/RD'$ $\quad I_2 = VD'/RD$ $\quad I_3 = V/R$
--	--

From these equations we know that  $V_{cl}$  and  $V_d$  are always positive,  $V$  is positive for  $D < 0.5$  and negative for  $D > 0.5$ ,  $I_1$  is positive for  $D > 0.5$  and negative for  $D < 0.5$ , and  $I_2$  and  $I_3$  are positive for  $D < 0.5$  and negative for  $D > 0.5$ .


Now we need the open circuit voltages and the closed circuit currents for each switch.




switch a:  $I_a = I_1 + I_3$  conducts (closed)  
 $V_x = V_{C1}$  blocks (open)




switch b:  $I_b = I_1 + I_3$  conducts (closed)  
 $V_x = -V_{C1}$  blocks (open)



switch c:  $I_c = I_1 + I_3$  conducts (closed)  
 $V_x = V_{C1}$  blocks (open)







switch d:  $I_1 = I_2 + I_3$  conducts (closed)  
 $V_d = -V_{dc}$  blocks (open)

So we need 4 parallel BJT diodes combinations. Two of them are reversed (Switches b and d).

The final picture:




Note: Again the switches could be replaced by the MOSFET but the explanation from Problem 4.4 above can be a deterrent for using the MOSFET's.



So we need 4 parallel BJT diodes combinations. Two of them are reversed (Switches b and d).

The Final picture:



Note: Again the switches could be replaced by the MOSFET but the explanation from Problem 4.4 above can be a deterrent for using the MOSFET's.

#### 4.3.4. Efficiency vs. switching frequency

$$f_{sw} \uparrow \eta ?$$

Add up all of the energies lost during the switching transitions of one switching period:

$$W_{tot} = W_{on} + W_{off} + \underbrace{W_D}_{DC} + \underbrace{W_C}_{\text{stored energy}} + W_L + \dots$$

Average switching power loss is

$$P_{sw} = W_{tot} f_{sw}$$

Total converter loss can be expressed as

$$P_{loss} = P_{fixed} + P_{cond} + W_{tot} f_{sw}$$

where

$P_{fixed}$  = fixed losses (independent of load and  $f_{sw}$ )

$P_{cond}$  = conduction losses


plus gate drive loss  
 $\uparrow C_g V_g^2 f$   
 Big for  $f \geq 100\text{MHz}$

# Brownside for 1

Fig 4.55 pg 101

Efficiency vs. switching frequency

EE 564  
Solves this  
Problem  
ZVS, ZCS!



Switching losses are equal to the other converter losses at the critical frequency

$$f_{crit} = \frac{P_{cond} + P_{fixed}}{W_{tot}}$$


This can be taken as a rough upper limit on the switching frequency of a practical converter. For  $f_{sw} > f_{crit}$ , the efficiency decreases rapidly with frequency.

2004 moved to 5MHz


PICKING  $V_{out}$ ,  $V_g$ ?  $\Delta V_{out} \approx ?$ , Ripple

Push-pull

Prob. 4.5



First the equations:



$$\begin{aligned} V_{L2}(t) &\approx -V_D - V \\ i_{L1}(t) &\approx I_1; \quad i_{L2}(t) \approx I_2; \quad i_{L3}(t) \approx I_3 + V/R \\ i_{D1}(t) &\approx I_1; \quad i_{D2}(t) \approx -I_2; \\ i_{D3}(t) &\approx I_3 - V/R \end{aligned}$$



$$\begin{aligned} i_{D1}(t) &\approx I_1; \quad i_{D2}(t) \approx -I_2; \\ i_{D3}(t) &\approx I_3 - V/R \end{aligned}$$

Thus:

$$\begin{aligned} <V_{L1}> &= V_g D + (V_g - V_{D1})D' = 0 \\ <V_{L2}> &= (V_g - V_{D2})D + (V_g)D' = 0 \\ <V_L> &= (-V_{D1} - V)D + (V_{D2} - V)V/D = 0 \\ <i_{D1}> &= I_1 D + I_2 D' = 0 \\ <i_{D2}> &= I_2 D + (-I_1)D' = 0 \\ <i_{D3}> &= (I_3 - V/R)D + (I_3 - V/R)V/D = 0 \end{aligned}$$

**Key**


$$V_{D1} = V_g/D'$$

$$V_{D2} = V_g/D$$

$$V = V_g [D'/D] - [D/D']$$

$$\begin{aligned} I_1 &= -V D / R D' \\ I_2 &= V D' / R D \\ I_3 &= V / R \end{aligned}$$

From these equations we know that  $V_{D1}$  and  $V_{D2}$  are always positive,  $V$  is positive for  $D < 0.5$  and negative for  $D > 0.5$ ,  $I_3$  is positive for  $D > 0.5$  and negative for  $D < 0.5$ , and  $I_1$  and  $I_2$  are positive for  $D < 0.5$  and negative for  $D > 0.5$ .



$$V_g \left[ \frac{D - D'}{D D'} \right]$$

$$V_{D2}/V_g$$

# Power Package Evolution


TO247

TO220

D PAK

DirectFET™









Fig. 1. DirectFET packaging cross section.

$$i_{SD} \approx 100 \text{ A} \Rightarrow P_{\text{loss}} \approx 30 \text{ W}$$

multi-phase  
buck

$$R_{DS}^{(ON)} = 3 \text{ m}\Omega$$

$P(\text{gate drive}) \approx 10\% P_{\text{out}}$  for  $\text{RF FET}$




Because it allows heat to escape through both the top and bottom sides of the device, IR's DirectFET package cools the die more efficiently than previous surface-mount packages, which transfer almost all of their heat into the pc board.

**1. זכרונות, נזירות ולחשים זיכרונותיהם (טראומתיתן) זהב**

High Thermal Efficiency Package.  
SO-8 6x5mm

# Double-Sided-Cooling MOSFETs With Up to 48 % Lower On-Resistance



Industry's Lowest On-Resistance for Point-of-Load,  
OR-ing and Secondary Side DC/DC Applications

- 1.4 mΩ max for 20-V device; 2.6 mΩ max for 40-V device
- $r_{DS(on)} \times Q_g$  up to 12 % lower than competition

## Dual Thermal Paths

- Top (1 °C/W) and bottom (1 °C/W) cooling provides dual heat dissipation paths for forced air applications
- Double the SO-8 current density (>60 A) in same footprint for space and cost savings



## Leadframe-Based Surface-Mount Packaging


- Easy handling enables high assembly yield
- Plastic encapsulation provides good die protection and reliability
- Fixed footprint and pad layout independent of die size across range of family



RoHS  
COMPLIANT

## Multi-Sourcing Available





Nextreme's thin-film thermoelectric cooler, eTEC, cools a hot spot on a semiconductor chip. This particular implementation is for a silicon microprocessor. (Courtesy of Nextreme)

# Class participation grade Detail

Thermal conductivity

Thermal exchange coefficient


Thermal Resistance

Thermal Diffusivity

1 Various expressions and interrelated

2 Various Units

3 Associated heat flow  
equations



**Fig. 1.** In conduction, heat is transferred from a hot body to a cold body via a solid medium.

$T_{Th}$  units  $\frac{W}{m \cdot K}$

Material	Thermal conductivity (W/mK)
Diamond	future 1000 to 2600
Silver	406
Copper	} now 385
Gold	320

**Table 1.** Material thermal conductivities.

Also use Thermal Resistance  $\Theta = \frac{\Delta T}{W}$

Given that  $\dot{Q}_{\text{diss}}(w)$  is  
Known


Given Area of part  $\text{cm}^2$

We know the heat flux

$$\Rightarrow q \left( \frac{\text{W}}{\text{cm}^2} \right)$$


How to estimate temp  
rise of part?

Requires heat transfer  
properties  $K_{\text{Thermal}}$  of  
the part or  $\Theta$



Thermal path to air:  
• Package top to air: ~100%

**Fig. 7.** For nondigital temperature sensors such as the AD590, a current-output temperature sensor, the value of  $\theta_{JC}$  indicates the ease of heat flow.



Normalized thermal paths to air:

1. Package top to air: 15%
2. Package bottom to board: 20%
3. Package leads to board: 65%

**Fig. 6.** The value of  $\theta_{JA}$  indicates the ease of heat flow for digital temperature sensors through the package.  $\ominus \text{oc/W}$  <sup>thermal resistance</sup>

sensor implemented in the pc board in Fig. 4 is not affected by the heat from the main heat source and is accurately

$$\Delta T (T_{part} - T_{ambient}), \Delta T (part) = W(part) * \ominus$$





Fig. 1. Graph depicting heat transfer properties of air, oil, dielectric fluid and water.


$$\Delta T \text{ in } {}^\circ\text{C} = \frac{q \left( \frac{\text{W}}{\text{cm}^2} \right)}{k_m \left( \frac{\text{W}}{\text{cm}^2 \cdot {}^\circ\text{C}} \right)}$$

$k_m$  Thermal Exchange Coefficient

$\Delta T$  from  $T_{\text{ambient}}$

**HOT STUFF:** Boiling the heat in computers generally means attaching a heat sink and a fan to a microprocessor. But for the heat to get out of the chip, the interfaces between the chip and its package lid, if there is one, and the heat sink must be filled with a thin layer of thermal interface material [see inset]. This heat-conducting material draws heat out by also filling the microscopic gaps in the not-quite flat surfaces. Ordinarily the gaps contain air, a poor heat conductor. Recently, researchers have been turning to nanoscale materials to fill the even smaller gaps that traditional interface materials cannot get into.






**WIND TUNNEL:** The Apple Power Mac G5 uses nine fans in four individually controlled zones [above, cool air in blue, hot in red] to keep the computer cool enough to operate. Twenty-one temperature sensors provide feedback to control the fans.




**Photo 1.** Brazed cold plate used in a bolt-in design and a brazed cold plate for a press-pack semiconductor assembly.

Problem ΔT variations  
Cause expansion / contraction



**Photo 2.** Several different brazed cold plate designs.



*Fig.2. Typical copper tube embedded in aluminum plate heatsink design.*

## **Expanded Copper Tube in Aluminum Plate**

*H<sub>2</sub>O Cooling causes  
LARGE  $\alpha_{\text{AT}}$  Stress  
 $\alpha_{\text{AT}}$  is thermal expansion coeff*






Fig.4. The brazing technique shows better performance than the pressed copper tube in aluminum plate technique, as you can see in




**Fig. 3.** Braze cold plate heatsink design; liquid path geometry detailed.

cold plate technique is similar to that of bolted cold plate designs, with the



CHIP-SCALE SQUIRT GUN: A device being developed at Carnegie Mellon University cools a hot chip by spraying a dielectric fluid onto it through a MEMS spray pump (bottom left). The fluid evaporates, carrying away the chip's heat. The vapor flows to a heat sink and condenser (top right), which expels the heat and turns the vapor back into a liquid. A micropump then pumps the liquid back to the nozzles.



Nextreme's thin-film thermoelectric cooler, eTEC, cools a hot spot on a semiconductor chip. This particular implementation is for a silicon microprocessor. (Courtesy of Nextreme)




FIGURE 1. A *p-n* couple can be used as a thermoelectric couple based on the Peltier effect (left) or a thermoelectric generator based on the Seebeck effect (right).





FIGURE 2. A thin-film TEC can cool many types of optoelectronic devices (top). Implemented in a CMOS optical sensor, it takes the form of an array of individual TEC  $p$ - $n$  couples (bottom). The  $p$ - $n$  couples are electrically in series and thermally in parallel

# Semiconductor Charges

Fixed immobile at lattice sites

Mobile Free Carriers



## Reverse Bias



$\chi = 0$

depletion region  $= \delta(V)$   
increases with  
 $V$  (reverse bias)

$$\nabla \cdot E = -p_{net} = \frac{\partial E}{\partial x}$$

$$E = -p_{net}(x)$$

$$V \approx -p_{max}(\chi^2)$$

$V$  (breakdown) limits  $V_{max}$

Doping levels  $\uparrow V_{max} \downarrow$

want  $V_{off}$  (max)  $\uparrow$  vs  $R_{ON} \downarrow V_{on} \downarrow$   
 want min

#### 4.2.1. Power diodes

PIN structure  
 to increase  $V_{(breakdown)}$

A power diode, under reverse-biased conditions:







FIGURE A



## Diode in OFF state: reversed-biased, blocking voltage




- Diode is reverse-biased
- No stored minority charge:  $q = 0$
- Depletion region blocks applied reverse voltage; charge is stored in capacitance of depletion region



# Tradeoffs with Doping Levels

Forward-biased power diode

Want  $R_{ON}$ ,  $V_{ON}$  low } vs high  
 $G_{tr}$  low }  $V_{BK}$




minority carrier injection

depletion region size  
SHRINKS with forward  
bias

$i=3$

## PIN Diode

Forward-biased power diode



But  $i$  is higher  $R_D(\text{on})$  for PIN structure

## Charge-controlled behavior of the diode

equilibrium  $\lambda = \frac{1}{k_B T} e^{20^\circ C} \frac{1}{26 mV}$

The diode equation:

$$q(t) = Q_0 (e^{\lambda v(t)} - 1)$$

Charge control equation:


$$\frac{dq(t)}{dt} = i(t) - \frac{q(t)}{\tau_L}$$

With:

$$\lambda = 1/(26 mV) \text{ at } 300 K$$

$\tau_L$  = minority carrier lifetime

(above equations don't include current that charges depletion region capacitance)



In equilibrium:  $dq/dt = 0$ , and hence

$$i(t) = \frac{q(t)}{\tau_L} = \frac{Q_0}{\tau_L} (e^{\lambda v(t)} - 1) = I_0 (e^{\lambda v(t)} - 1)$$


exponential

# ON; R<sub>ON</sub> / V<sub>ON</sub> Model

## DC Parameters from I-V


Static models of diodes involve the following:

R<sub>ON</sub> ↓ as  
doping ↑



curve tracer

For HW #4 from the MUR3040PT diode data book for practice obtain all three values: R<sub>on</sub> = 0.015, R<sub>eff</sub> = 40 mΩ, and V<sub>on</sub> = 0.94 V.



Static characteristics do not tell the full story of any device. Like people the dynamic characteristics may reveal new and unexpected behavior. For example, the V<sub>on</sub> for the diode above does have a brief voltage overshoot when driven by a constant current source to turn it on. This needs to be accounted for in any dynamic model of diode operation as the dynamic I-V is unique.

$$R_{on} = \frac{dV}{dI} \text{ typically } 10 \text{ m}\Omega$$

$$V_{on} = V_{th} - I_s R_{on} \text{ typically } 1^{-2} \text{ V}$$

## Paralleling diodes

Attempts to parallel diodes, and share the current so that  $i_1 = i_2 = i/2$ , generally don't work.


*Reason:* thermal instability caused by temperature dependence of the diode equation.

Increased temperature leads to increased current, or reduced voltage.

One diode will hog the current.

To get the diodes to share the current, heroic measures are required:


- Select matched devices
- Package on common thermal substrate
- Build external circuitry that forces the currents to balance



Each diode  
 $i \propto e^{V_F}$

# Diode and Circuit

## Determine diode "Choices"



Part Number	I <sub>AV</sub>	V <sub>FRM</sub>	V <sub>D max</sub>	I <sub>D max</sub>	T <sub>J Range</sub>
IR0530CSPTR	0.5A	30V	0.33V	50µA	-55 to 150°C
IR05H40CSPTR	0.5A	40V	0.42V	10µA	-55 to 150°C
IR130CSPTR	1.0A	30V	0.33V	100µA	-55 to 150°C
IR140CSPTR	1.0A	40V	0.36V	80µA	-55 to 150°C
IR1H40CSPTR	1.0A	40V	0.42V	10µA	-55 to 150°C

## Characteristics of several commercial power rectifier diodes

<i>Part number</i>	<i>Rated max voltage</i>	<i>Rated avg current</i>	<i>V<sub>r</sub> (typical)</i>	<i>t<sub>r</sub> (max)</i>
<i>Fast recovery rectifiers</i>				
IN3913	400V	30A	1.1V	400ns
SD453N25S20PC	2500V	400A	2.2V	2μs
<i>Ultra-fast recovery rectifiers</i>				
MUR815	150V	8A	0.975V	35ns
MUR1560	600V	15A	1.2V	60ns
RHRU100120	1200V	100A	2.6V	60ns
<i>Schottky rectifiers</i>				
MBR6030L	30V	60A	0.48V	
444CNQ045	45V	440A	0.69V	
30CPQ150	150V	30A	1.19V	

# High Voltage Diodes

- 1 kV to 300 kV
- Fast Recovery down to 35nS
- Average Forward Current up to 10 Amps

HVCA diodes are ideal for use in high voltage power supplies and multipliers found in medical equipment and instrumentation. They are also well-suited for aerospace, military, automotive, down hole and high temperature applications and X-ray equipment used for medical, dental, industrial and security purposes.



**HVCA**

P.O. Box 848, Farmington, NJ 07727

(732) 938-4499 ■ (732) 938-4451 FAX

e-mail: [info@hvca.com](mailto:info@hvca.com) ■ [www.hvca.com](http://www.hvca.com)

## Types of power diodes

*Standard recovery*

$$\tau = 100\mu s$$

Reverse recovery time not specified, intended for 50/60Hz

*Fast recovery and ultra-fast recovery*

$$\tau \leq 10\mu s$$

Reverse recovery time and recovered charge specified

Intended for converter applications

*Schottky diode*

$$\tau = 10\text{ns}$$

A majority carrier device

Essentially no recovered charge

Model with equilibrium  $i-v$  characteristic, in parallel with depletion region capacitance

Restricted to low voltage (few devices can block 100V or more)

As  $t_{rr}$  goes so goes  $E_{loss}$  (Joules)

### Types of power diodes

$$T_{cycle}/2 = 8-10\text{ms}$$

Standard recovery Mains Electronics

Reverse recovery time not specified, intended for 50/60Hz

Fast recovery and ultra-fast recovery  $f_{sw} < 200\text{kHz}$

Reverse recovery time and recovered charge specified

Intended for converter applications

Schottky diode any  $i_{CT}$ ?

A majority carrier device

Essentially no recovered charge

Model with equilibrium  $i-v$  characteristic, in parallel with depletion region capacitance

Restricted to low voltage (few devices can block 100V or more)

must be  
 $t_{rr} \leq \text{ms}$

$f_{sw} < 200\text{kHz}$   
 $T_{1/2} = 2.5\mu\text{s}$

$f_{sw} \rightarrow \text{MHz}$   
 $T_{1/2} \rightarrow 50\mu\text{s}$

$t_{rr} = 10\text{ns}$


## Charge-control in the diode: Discussion

PWM  
switching  
ckt.

- The familiar  $i-v$  curve of the diode is an equilibrium relationship that can be violated during transient conditions
- During the turn-on and turn-off switching transients, the current deviates substantially from the equilibrium  $i-v$  curve, because of change in the stored charge and change in the charge within the reverse-bias depletion region
- Under forward-biased conditions, the stored minority charge causes “conductivity modulation” of the resistance of the lightly-doped  $n^-$  region, reducing the device on-resistance


# PIN Diode Dynamics

DC  $V_{ON} \approx 0.7 \text{ V}$   
 $I_{off} \sim \mu \text{ A}$



What about  
ON-off }  $V(t)$   
off-on }  $i_D(t)$


## Turn-on transient




The current  $i(t)$  is determined by the converter circuit. This current supplies:

- charge to increase voltage across depletion region
- charge needed to support the on-state current
- charge to reduce on-resistance of  $n^-$  region

## Turn-off transient





## Diode turn-off transient continued




All together

## Typical diode switching waveforms




Diode  $Q_r$  increases  $T_{\text{off}}$  loss off- $\text{on}$

The diode switching transients induce switching loss in the transistor




- Diode recovered stored charge  $Q_r$  flows through transistor during transistor turn-on transition, inducing switching loss
- $Q_r$  depends on diode on-state forward current, and on the rate-of-change of diode current during diode turn-off transition




see Section 4.3.2

brief  
short through  
for  $I_{DS}$




Peak  $I_D$   
during  $V_{\text{off}}$




$V_{peak}$  for oh no see  
 $I_{peak}$

## Ringing induced by diode stored charge

see Section 4.3.3



- Diode is forward-biased while  $i_L(t) > 0$
- Negative inductor current removes diode stored charge  $Q_r$
- When diode becomes reverse-biased, negative inductor current flows through capacitor  $C$ .
- Ringing of  $L-C$  network is damped by parasitic losses. Ringing energy is lost.



## Energy associated with ringing

Recovered charge is  $Q_r = - \int_{t_2}^{t_3} i_L(t) dt$

Energy stored in inductor during interval  $t_2 \leq t \leq t_3$ :

$$W_L = \int_{t_2}^{t_3} v_L(t) i_L(t) dt$$


Applied inductor voltage during interval  $t_2 \leq t \leq t_3$ :

$$v_L(t) = L \frac{di_L(t)}{dt} = -V_2$$

Hence,

$$W_L = \int_{t_2}^{t_3} L \frac{di_L(t)}{dt} i_L(t) dt = \int_{t_2}^{t_3} (-V_2) i_L(t) dt$$

$$W_L = \frac{1}{2} L i_L^2(t_3) = V_2 Q_r$$



# Switching loss calculation

Energy lost in transistor:


$$W_D = \int_{\text{switching transition}} v_A(t) i_A(t) dt$$

With abrupt-recovery diode:

$$W_D = \int_{\text{switching transition}} V_g (i_L - i_B(t)) dt$$

$$= V_g i_L t_r + V_g Q_r$$

- Often, this is the largest component of switching loss





Soft-recovery  
diode:

$$(t_2 - t_1) \gg (t_f - t_0)$$

Abrupt-recovery  
diode:

$$(t_2 - t_1) \ll (t_f - t_0)$$



**Table 4.1**

Characteristics of several commercial power  
rectifier diodes


High f Rectifier  
@ f<sub>SW</sub>

Part number	Rated max voltage	Rated avg current	V <sub>r</sub> (typical)	t <sub>r</sub> (max)
<u>Fast recovery rectifiers</u>				
1N3913	400V	30A	1.1V	400ns
SD453N25S20PC	2500V	400A	2.2V	2μs
<u>Ultra-fast recovery rectifiers</u>				
MUR815	150V	8A	0.975V	35ns
MUR1560	600V	15A	1.2V	60ns
RHRU100120	1200V	100A	2.6V	60ns
<u>Schottky rectifiers</u>				
MBR6030L	30V	60A	0.48V	10ns
444CNQ045	45V	440A	0.69V	
30CPQ150	150V	30A	1.19V	

$\Delta t_{tr} = 10ns$

## High-Reliability Schottky Rectifiers in a Wide Range of Voltage, Current and Package Options


Package	$I_F(\text{max})$	$V_R$
 TO-257	16A	30V to 150V
 D2	16A	30V to 150V
 SMD-0.5	30A	30V to 150V
 TO-254	35A	30V to 150V
 D3	35A	30V to 150V
 SMD-1	120A	30V to 150V



**Fig. 4.** With its 1.5-mm x 1.5-mm footprint, International Rectifier's IR140CSP 1-A Schottky diode, shown here superimposed on a fingerprint, is nearly seven times smaller than the first surface-mount, 1-A Schottky introduced in the late 1980s.

# New Schottky Diodes Double Current Density

## Typical Adaptor Application




## SPECIFICATIONS


Part Number	I <sub>f</sub> Max (A)	V <sub>f</sub> @ 25°C (V)	V <sub>f</sub> @ 125°C (V)	Package Options
100CP150/S/-1	10	0.93 @ 5A	0.73 @ 5A	TO-220/B/Pak/TO-262
200CP150/S/-1/FP	20	0.83 @ 10A	0.66 @ 10A	TO-220/B/Pak/TO-262/TO-220FP
300CP150	30	1.0 @ 15A	0.78 @ 15A	TO-247
400CP150/S/-1/FP	40	0.93 @ 20A	0.71 @ 20A	TO-220/B/Pak/TO-262/TO-220FP
600CP150	60	0.88 @ 30A	0.72 @ 30A	TO-220
600CP150	60	0.83 @ 30A	0.67 @ 30A	TO-247
800CP150	80	0.86 @ 40A	0.71 @ 40A	TO-247

## SiC. THE MATERIAL OF CHOICE.

- ZERO RECOVERY™ Rectifier
- Higher frequency operation
- No high frequency ringing
- Lower switching loss
- Lower noise
- Cooler operating temperature
- Higher power density



## Forward Converter Output Filter



Schottky diode enables  $f_w \uparrow$   
yet SW loss  $\downarrow$   
⇒ ① smaller L, C ② less heatsinks fans

**Table 1. Monocrystalline SiC polytypes compared to GaAs and silicon.**

<b>Properties</b>	<b>4H-SiC</b>	<b>6H-SiC</b>	<b>3C-SiC</b>	<b>GaAs</b>	<b>Si</b>	<b>GaN</b>
Bandgap (eV)	3.26	3.03	2.2	1.43	1.12	3.5
Breakdown electric field [V/cm (at 1kV)]	$2.2 \times 10^6$	$2.4 \times 10^6$	$2 \times 10^6$	$3 \times 10^5$	$2.5 \times 10^5$	
Thermal conductivity (W/cm.K)	4.9	4.9	4.9	0.5	1.5	1.3
Saturated electron drift velocity [cm/s]	$2.7 \times 10^7$	$2.0 \times 10^7$	$2.7 \times 10^7$	$1.0 \times 10^7$	$1.0 \times 10^7$	$2.5 \times 10^7$

BV is 10x (BV)

3-5x higher  
(thermal)

Si  
GaAs


Transistor : Trans  
Resistor  
Concept

One reversed pN junction

High V<sub>be</sub>  $\Rightarrow$  High R<sub>out</sub>  
low i

One forward biased pN junction

Low V<sub>be</sub>  $\Rightarrow$  low R<sub>in</sub>  
high i



Requires two bias voltages

i<sub>c</sub> @ MΩ } i same  $\Rightarrow$  Trans  
i<sub>e</sub> @ mΩ }

diode


Base-emitter on

diode

Collector-Base off

one  
for b-e  
forward  
bias

Collector



One for  
c-b

reverse  
bias

FIGURE B

$$I_C = \beta I_B$$


Shoot  
through  
to Highz

$$I_E = I_C$$

$n_e$   
moderate


small  
# holes

$n_e$   
very  
high



## BJT characteristics


$$\beta = \frac{\Delta I_C}{\Delta I_B}$$




- Off state:  $I_B = 0$
- On state:  $I_B > I_C / \beta$
- Current gain  $\beta$  decreases rapidly at high current. Device should not be operated at instantaneous currents exceeding the rated value


low  $V_{CE}$

Fig 4.35 p 85  
BJT characteristics




- Off state:  $I_B = 0$
- On state:  $I_B > I_C / \beta$
- Current gain  $\beta$  decreases rapidly at high current.  
Device should not be operated at instantaneous currents exceeding the rated value






A static npn bipolar transistor model should involve the following two values:




For HW #4 from the measured transistor characteristics below for practice obtain:  $R_{ce} = 134 \text{ m}\Omega$  and  $V_{on} = 0.08 \text{ V}$ .



$$V_{on} = V - IR_{on} \quad @ 3A \quad V_{on} = .1V$$

Avalanche  
Effect  $\approx 1\text{ns}$

## Breakdown voltages



$BV_{CBO}$ : avalanche breakdown voltage of base-collector junction, with the emitter open-circuited

$BV_{CEO}$ : collector-emitter breakdown voltage with zero base current


$BV_{sus}$ : breakdown voltage observed with positive base current

In most applications, the off-state transistor voltage must not exceed  $BV_{CEO}$ .

## I runaway @ vsus

Breakdown voltages:

INSIDE device  
glow to arc trans



$c_b$  junction {  $BV_{CBO}$ : avalanche breakdown voltage of base-collector junction, with the emitter open-circuited }

$c_e$  junction {  $BV_{CEO}$ : collector-emitter breakdown voltage with zero base current }


$BV_{SUS}$ : breakdown voltage observed with positive base current

In most applications, the off-state transistor voltage must not exceed  $\underline{BV_{CEO}}$

or

lowest  
due to  $I_B \neq 0$   
free carriers  
to start avalanche  
catastrophic

## Darlington-connected BJT




- Increased current gain, for high-voltage applications
- In a monolithic Darlington device, transistors  $Q_1$  and  $Q_2$  are integrated on the same silicon wafer
- Diode  $D_1$  speeds up the turn-off process, by allowing the base driver to actively remove the stored charge of both  $Q_1$  and  $Q_2$  during the turn-off transition

Fig 4.36 q 86

Darlington-connected BJT


$$\beta_{\text{eff}} = \beta_1 \beta_2 \Rightarrow I_B(i_N) = \frac{I_c / \beta_1 \beta_2}{}$$



only active during  
turn-off;  $V_{IN(E)}$   
 $Q_{rr(1)}$  and  $Q_{rr(2)}$

- Increased current gain, for high-voltage applications
- In a monolithic Darlington device, transistors  $Q_1$  and  $Q_2$  are integrated on the same silicon wafer
- Diode  $D_1$  speeds up the turn-off process, by allowing the base driver to actively remove the stored charge of both  $Q_1$  and  $Q_2$  during the turn-off transition

## BJT switching times



*v drive*





Fig 4.32 & 83

BJT switching times

? delay details?  
stored collector Q

need to sustain I<sub>on</sub>



$I_{Q1}$   
 $C_{in}$

$V_{CC}$


$i_B(t)$

$R_B$

$i_C(t)$

$v_{BE}(t)$

500V



$I_{Q2}$   
 $C_{in}$

$Q_{tr}$

Adv. of  
Bipolar

$(100A)(.3\mu)$

30W  
less  
when  
ON

## Ideal base current waveform






Fig 4.33 p 84

Ideal base current waveform


Base Driver must provide  $i_B(t)$






### 4.2.3. Bipolar Junction Transistor (BJT)

#### Power BJT in 1000 μm layer



- Interdigitated base and emitter contacts
- Vertical current flow
- npn device is shown
- minority carrier device
- on-state: base-emitter and collector-base junctions are both forward-biased
- on-state: substantial minority charge in  $p$  and  $n$  regions, conductivity modulation

## Current crowding due to excessive $I_{B2}$




can lead to  
formation of hot  
spots and device  
failure

Fig 4.34

Current crowding due to excessive  $I_{B2}$

$I_{\text{const}} \text{ but } \beta = \frac{I}{A} \uparrow$



if small Area

$$\beta = \frac{I}{A} \text{ high}$$

can lead to  
formation of hot  
spots and device  
failure



it (Big) Area  $\beta = \frac{I}{A}$  low


Collector

Failure of BJT  
Runaway condition via hot spot area

For S.S. switches still the lowest  $R_{ON}$ ,  $V_{ON}$

### 4.2.3. Bipolar Junction Transistor (BJT)

Figure 4.30 pg 82



- Interdigitated base and emitter contacts
  - Vertical current flow
  - npn device is shown
  - minority carrier device
  - on-state: base-emitter and collector-base junctions are both forward-biased
  - on-state: substantial minority charge in  $p$  and  $n^+$  regions, conductivity modulation
- $V_{BE} = ?$   
 $V_{CE} = .1$   
 $\Rightarrow ?$   
 $V_{CB}$