

# ECE 562

Week 5 Lecture 1

Fall 2008

# Week 5 Lecture 1

## Summary

- Section notes
  - Slides 3-7 – DC transformers
  - Slides 8-16 – Converter efficiencies
  - Slides 17-21 – Source of losses
  - Slides 22-37 – Overview of loss and efficiency
  - Slides 38-45 – Problem 3.7 homework

## Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency

---


- 3.1. The dc transformer model **OK?**
  - 3.2. Inclusion of inductor copper loss
  - 3.3. Construction of equivalent circuit model
  - 3.4. How to obtain the input port of the model
  - 3.5. Example: inclusion of semiconductor conduction losses in the boost converter model
  - 3.6. Summary of key points
- } Add  
V drops  
I losses

## 3.1. The dc transformer model

Basic equations of an ideal dc-dc converter:

①  $P_{in} = P_{out}$  ( $\eta = 100\%$ )  
 $V_g I_g = V I$  **key**


②  $V = M(D) V_g$  (ideal conversion ratio)  
 $I_g = M(D) I$



These equations are valid in steady-state. During transients, energy storage within filter elements may cause  $P_{in} \neq P_{out}$


## Equivalent circuits corresponding to ideal dc-dc converter equations

$$P_{in} = P_{out} \quad V_g I_g = V I \quad V = M(D) V_g \quad I_g = M(D) I$$



## The DC transformer model

Dot rule  $\Rightarrow$  ?




Models basic properties of ideal dc-dc converter:

- conversion of dc voltages and currents, ideally with 100% efficiency
- conversion ratio  $M$  controllable via duty cycle


- Solid line denotes ideal transformer model, capable of passing dc voltages and currents
- Time-invariant model (no switching) which can be solved to find dc components of converter waveforms

## Example: use of the DC transformer model


### 1. Original system



### 2. Insert dc transformer model



### 3. Push source through transformer




### 4. Solve circuit

$$V = M(D) V_1 \frac{R}{R + M^2(D) R_1}$$

↑  
"DC turns ratio"  
 $f(D)$



# Analysis of nonideal boost converter



add

switch in position 1

switch in position 2





## Inductor voltage and capacitor current waveforms

Average inductor voltage:

$$\begin{aligned} \langle v_L(t) \rangle &= \frac{1}{T_s} \int_0^{T_s} v_L(t) dt \\ &= D(V_g - I R_L) + D'(V_g - I R_L - V) \end{aligned}$$

Inductor volt-second balance:


$$0 = V_g - I R_L - D'V$$

Average capacitor current:

$$\langle i_C(t) \rangle = D(-V/R) + D'(I - V/R)$$


Capacitor charge balance:

$$0 = D'I - V/R$$




## Solution of equivalent circuit

Converter equivalent circuit




Refer all elements to transformer secondary:



Solution for output voltage using voltage divider formula:

$$V = \frac{V_s}{D'} \frac{R}{R + \frac{R_t}{D'^2}} = \frac{V_s}{D'} \frac{1}{1 + \frac{R_t}{D'^2 R}}$$


## Solution for input (inductor) current



$$I = \frac{V_g}{D'^2 R + R_L} = \frac{V_g}{D'^2} \frac{1}{1 + \frac{R_L}{D'^2 R}}$$

trf  
model

## Solution for input (inductor) current



"Average"  
inductor  
current

$$I = \frac{V_g}{D'^2 R + R_L} = \frac{V_g}{D'^2} \underbrace{\frac{1}{1 + \frac{R_L}{D'^2 R}}}_{\text{correction factor}}$$

ideal  
boost

correction  
factor


Eq 3.19  
Pg 48

Example: use of the dc transformer model


$M(D) = V_o/V_g = V_o/V_i$

Source  $R_f$  } 1st reality check  
 Wire  $R$  }


1. Original system



3. Push source through transformer



2. Insert dc transformer model



4. Solve circuit

$V = M(D) V_i \frac{R}{R + M^2(D) R_f}$


still use old ideal  $V_{out}$

Loss Effects due to  $R_{source}$  only

## Solution for converter efficiency

$$P_m = (V_g)(I)$$

$$P_{out} = (V)(D'I)$$




$$\eta = \frac{P_{out}}{P_m} = \frac{(V)(D'I)}{(V_g)(I)} = \frac{V}{V_g} D' \neq 100\%$$

$$\eta = \frac{1}{1 + \frac{R_L}{D'^2 R}}$$

## Efficiency, for various values of $R_L$

$$\eta = \frac{1}{1 + \frac{R_L}{D^2 R}}$$



## Solution for output voltage

We now have two equations and two unknowns:

$$0 = V_g - I R_L - D V$$


$$0 = D' I - V / R$$

Eliminate  $I$  and solve for  $V$ :

$$\frac{V}{V_g} = \frac{1}{D'} \underbrace{\frac{1}{(1 + R_L / D'^2 R)}}_{\text{new real reduction}}$$

↑  
old ideal

new real reduction





# Fig 3.9 945

## Solution for output voltage

We now have two equations and two unknowns:

$$0 = V_g - I R_L - D'V$$


$$0 = D'I - V/R$$

Eliminate  $I$  and solve for  $V$ :

$$\frac{V}{V_g} = \frac{1}{D'} \frac{1}{(1 + R_L / D'^2 R)}$$

ideal  
Ch2

usual  
boost  
lower  
limit



$V(D)$  is double valued

HW3.0 what  $D$  is highest efficiency


Pg 52

### 3.5. Example: inclusion of semiconductor conduction losses in the boost converter model

Losses are?

Boost converter example

Fig 3.22  
Pg 52



Typical FET:

$R_{on}$  (lowest)  $30\text{ m}\Omega$   
 $100\text{ A} \Rightarrow V_{ON} = 3\text{ V}$

Models of on-state semiconductor devices:


- ① MOSFET: on-resistance  $R_{on}$
- ② Diode: constant forward voltage  $V_D$  plus on-resistance  $R_D$

Insert these models into subinterval circuits



Two components

$$V_D R_{on} = f(D)$$



Losses  
in a  
typical  
buck  
Chapter  
3

replace  
D with?  
↓

Fig. 6. Power loss caused by the freewheeling diode should be eliminated to increase the converter's efficiency.

All losses are  $f(D)$ ,  $t_{sw}$  etc

## Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency

DC only

Not simply  $I^2 R$  (wire)  
also  $f(D)$ !

- 3.1. The dc transformer model
- 3.2. Inclusion of inductor copper loss
- 3.3. Construction of equivalent circuit model
- 3.4. How to obtain the input port of the model
- 3.5. Example: inclusion of semiconductor conduction losses in the boost converter model
- 3.6. Summary of key points

DC losses  
① FET SW  
② diode

CH 5  $P_{loss}(\text{switch}) = E * f_{sw} \text{ switch}$

## Summary of chapter 3



---

1. The dc transformer model represents the primary functions of any dc-dc converter: transformation of dc voltage and current levels, ideally with 100% efficiency, and control of the conversion ratio  $M$  via the duty cycle  $D$ . This model can be easily manipulated and solved using familiar techniques of conventional circuit analysis. M(D)
2. The model can be refined to account for loss elements such as inductor winding resistance and semiconductor on-resistances and forward voltage drops. The refined model predicts the voltages, currents, and efficiency of practical nonideal converters. ①
3. In general, the dc equivalent circuit for a converter can be derived from the inductor volt-second balance and capacitor charge balance equations. Equivalent circuits are constructed whose loop and node equations coincide with the volt-second and charge balance equations. In converters having a pulsating input current, an additional equation is needed to model the converter input port; this equation may be obtained by averaging the converter input current. ②



# Three basic dc-dc converters

Lossless:  $f_{sw} \uparrow$   $|L| \downarrow$  why?


Buck



Boost



Buck-boost





$f_{sw} \uparrow$  efficiency  $\downarrow$  Why?

Ch 3  $\eta = f(D)$ !


Part I. Converters in equilibrium

Overview of Loss & Efficiency

Inductor waveforms



Predicted efficiency



Discontinuous conduction mode - Chs  
Transformer isolation ← Ch 6

15% loss  
switching

Role of D (> 50% losses)  
① Low  $V_{out}$ :  $\eta \downarrow$   
② arr and SW Loss in Chapter 4






Fig. 1. Basic stepdown converter circuit with operating parameters.





**Fig. 6.** Power loss caused by the freewheeling diode should be eliminated to increase the converter's efficiency.

Use the  $i_L$  waveforms and integrate:



Now from DC analysis:

$$I_2 = \frac{V_2}{R} \text{ and } V_2 = \frac{-D}{D'} V_0 \Rightarrow I_2 = \frac{-D}{D'} \frac{V_0}{R}$$

$$\Delta v_{c1} = \frac{V_0 D^2 T_s}{2D'RC_1}, \text{ so } C_1(\text{spec}) = \frac{V_0 D^2 T_s}{2\Delta v_{c1} RC_1}$$

Start Ch 3

### III. Static and Dynamic Switch Loss in Real Converters

#### A. General Switch Issues

Clearly voltage drops across the energy storage inductor,  $V_L$ , differ in lossless vs. lossy converters. The equivalent series resistance of inductors and capacitors add losses. In lossy converters efficiency is then a function of load current  $I_L$ , while in lossless converters it is not. Also,  $s_d$  and  $s_d$  of  $d/dt$  in the inductor for lossless converters will not be equal to that of lossy converters. Hence,  $M(D)$  changes from the lossless case and becomes  $M(d, \text{losses})$ .

losses in C, L OK?

1

2

Switch devices also introduce losses. Thus, for example a diode alone adds both  $V_D(\text{on}) + I_{cr}R_D$  and this changes  $V_L$  as well as  $s_d$  slope.

Consider both DC and RMS currents and their static effects but neglecting dynamic switching losses:..

1. Static or Non-switching power losses:

Reactive elements:

- Capacitors
- Inductors on cores

In practice parasitic R, L, and C components arising often make up half the circuit model components though they do not appear on the bill of lading.

*BOM so Parasitic*

Resistance effects include:

- $R_l$  of the inductor windings including skin effects.
- $R_{on}$  of the double-pole, double-throw switch devices from device characteristics such as  $R_{on}$  of the transistor or  $R_{on}$  of the diode.

•ESR of all capacitors =  $R_w + \frac{1}{\omega^2 R_{leak} C^2}$

- ESR effects for L

These may appear in input or output circuits depending on converter topology and cause loss of power efficiency,  $\eta$ , from the ideal case where they are neglected.

- Switch Device effects  
For example  $V_{on}$  and  $R_{on}$  of semiconductor devices. See Chapter 5 of Erickson's text

*Unique to SW choice of diode:  $V_{D(on)}$  and  $R_{D(on)}$*


- MOSFET's
- IGBT's
- diodes
- GTO (Gate turn-off Thyristor)
- MCT (MOS-Controlled Thyristor)

Below we show the  $V_{on}$  three switches: for MOSFET (highest value, for the IGBT, and for the BJT (lowest value).

Consider



load up to 10kW



$I_{ON} R_{ON} + I_{ON} V_{ON}$   
MOSFET

Bipolar  
low  $V_{ON}$   
0.3V @ 100A  
only  
30W

Comparison of saturation voltage between MOSFETs, bipolar power transistors, and IGBTs.



95%  $\Rightarrow$  1kW heat

$$\eta = \frac{P_o}{P_{in}} = \frac{P_{in} - P_{loss}}{P_{in}}$$

typically  $85 < \eta < 95\%$

85%  $\Rightarrow$  3kW heat

$I_{RMS}^2 R$   
Not  $I_{AV}$

Both resistive and device losses contribute to loss of efficiency. In summary, wire resistance:  $I^2 R_L$  and  $I_{RMS}^2 R$  device losses due to  $V_{on}$  of the diode and  $R_{on}$  (transistor)

- Diode  $V_{on}$  is fixed at  $\approx 2V$  and  $P_D(sw) = I_D V_{on}$  (usually  $R_{on}$  of a diode is negligible)
- Transistor  $R_{on}(I)$  or fixed and  $P_{tr} = I_D^2 R_{on}$  (usually  $V_{on}$  of a diode is negligible)

On the next page we show the two extreme switch conditions: cutoff and saturation.

# Switch loss





Fig. 2. In the synchronous buck converter, when  $Q1$  is ON the voltage across it is close to zero, and  $V_{sw}$  is high. When  $Q1$  is OFF, the voltage across it is almost  $V_{in}$ , and  $V_{sw}$  is low. During the switching transition region  $T_1$ , the voltage and current changes across  $Q1$  result in the

$$\left. \begin{array}{l} \text{DC loss : } I_{ON}^2 R_{ON} \\ \text{Switches : } I_{ON} V_{ON} \end{array} \right\} P^{DC}$$

Switching loss :

$$E(\text{switch}) * f_{sw} = P_{loss}^{sw}$$


$$P_{total}^{loss} = P^{sw} + P^{DC}$$



Ch4

# RELATIVE EFFICIENCY AT 500kHz

□ SINGLE PHASE VIN=12V VOUT=2V



# Boost converter example: circuits during subintervals 1 and 2

DC Switch Loss Only!





Fig 3.23  
p 53


switch in position 1

switch in position 2

diode  
 $V_D$  for all I



FET:  $R_{ds(on)}$




AC Sw. Loss Ch 4



## Average inductor voltage and capacitor current

Fig 3.24  
P 53



$$\langle v_L \rangle = D(V_g - IR_L - IR_m) + D'(V_g - IR_L - V_D - IR_D - V) = 0$$


$$\langle i_C \rangle = D(-V/R) + D'(I - V/R) = 0$$

Fig 3.25 / 3.26 pg 54

## Construction of equivalent circuits

$\langle v_L \rangle = 0$  Input Circuit Loop

$$V_g - IR_L - IDR_{on} - D'V_D - ID'R_D - D'V = 0$$



$\langle i_L \rangle = 0$

$$D'I - V/R = 0$$

Output Loop





Fig 8.27 13.28


955

Complete equivalent circuit  
Combine both loops together



# Solution for output voltage

Fig 3.28



diode losses

$$V = \left(\frac{1}{D'}\right) (V_s - D'V_D) \left( \frac{D'^2 R}{D'^2 R + R_L + DR_{on} + D'R_D} \right)$$

$$\frac{V}{V_s} = \left(\frac{1}{D'}\right) \left( 1 - \frac{D'V_D}{V_s} \right) \left( \frac{1}{1 + \frac{R_L + DR_{on} + D'R_D}{D'^2 R}} \right)$$

ideal boost


switch loss corrections

Eq 3.34

## Solution for converter efficiency

$$P_m = (V_s) (I)$$

$$P_{out} = (V) (D'I)$$



$$\eta = D' \frac{V}{V_s} = \frac{\left(1 - \frac{D' V_D}{V_s}\right)}{\left(1 + \frac{R_L + D R_{on} + D' R_D}{D'^2 R}\right)}$$

Only DC losses  
No switch loss


Conditions for high efficiency: ← Battery Operated Boost

$$V_s / D' \gg V_D$$

$$\text{and } D'^2 R \gg R_L + D R_{on} + D' R_D$$

# 1.5V Alkaline up to 5V

Problem 3.7: Tutorial solution



a) Derive equivalent circuit

When diode Q1 conducts, circuit is




multiple approximation

$$v_L = v_D - i R_D - R_L \approx v_D - i R_D - i R_L$$

$$i_L = -\frac{v_L}{R} = -\frac{v_D}{R}$$

$$i_D = i = I$$

When diode conducts,  $v_D < 0$  &  $i < 0$



$$v_L = -v - i R_D = -v - i R_D - v_D$$

$$i_C = i - v_D R = I - \frac{v_D}{R}$$

$$i_D = 0$$

$$R = \frac{5V}{1A} = 5 \Omega$$

$f_s = 40 \text{ kHz}$

$L = 100 \mu\text{H}$

$C = 1 \mu\text{F}$

$v_D = 1.5V$

$i_D = 35 \text{ mA}$

$v_L = 0.5V$

$R_L = ?$

Next week  
practical R  
L  
C

Choose  
to achieve  
 $\eta = 90\%$


Inductor voltage balance:  $\langle v_L \rangle = 0 = D \langle v_g - IR_L - I E_L \rangle + D' \langle -V - IR_L - v_C \rangle$

Capacitor charge balance:  $\langle i_C \rangle = 0 = D \langle -\frac{V}{R} \rangle + D' \langle I - \frac{V}{R} \rangle$


Average input current:  $\langle i_g \rangle = I_g = D \langle I \rangle + D' \langle i_C \rangle$

Current equivalent circuits


Inductor equation:  $\langle v_L \rangle = 0 = D V_g - I R_L - D I R_m - D' V - D' V_C$   
 a loop equation (note D-D-1)




Capacitor equation:  $\langle i_C \rangle = 0 = D I - \frac{V}{R}$   
 a node equation




Input port equation:  $I_g = DI$  = current flowing out of  $v_g$  terminals



Combine the three circuits:



Can push the  $V_0$  term through the  $2:1$  transformer:



$|V_0|$   
insight on  $\eta$

The ideal forward voltage drop  $V_0$  is effectively in series with the load, and directly reduces  $V$ . To obtain an efficient converter, we require  $V_0 \ll V$ .

- b) Choose  $R_1$  such that  $\eta = 0.70$  when  $V_s = 20V$ ,  $V = 5V$ ,  
 $V_0 = 0.5V$ ,  $R = 5\Omega$ ,  $R_1 = 0.055\Omega$

Efficiency:

use circuit model

$$P_{in} = V_s I_0 = V_s (2I)$$


$$P_{out} = V \cdot 2I$$

$$\Rightarrow \eta = P_{out}/P_{in} = \frac{V \cdot 2I}{V_s \cdot 2I} = \frac{V}{V_s}$$




Side model for  $\frac{V_o}{V_s}$

~~Push all elements to output side of converter (through dc transformer). Model becomes:~~



Push  $V_o$  source to left:



division of circuit:

$$V = \underbrace{\left( \frac{D}{D'} V_s - V_o \right)}_{\text{series voltage source}} \cdot \underbrace{\frac{R}{R + \frac{R_s}{(D')^2} + \frac{R}{(D')^2}}}_{\text{voltage divider ratio}}$$

So  $\frac{V}{V_s} = \left( \frac{D}{D'} \right)$   
 Ch2  
 ideal

$$\left( 1 - \frac{D' V_o}{D V_s} \right) \cdot \frac{1}{\left( 1 + \frac{R_s}{(D')^2 R} + \frac{D R_m}{(D')^2 R} \right)}$$

diode DC  
 FET DC

Key Ch3  
 Real

L & C  
 without ESR  
 do not dissipate  
 any power  
 - No effect  
 on efficiency  
 here

Hence, the efficiency is

$$\eta = \frac{P'}{P} \frac{V}{V_0} = \frac{\left(1 - \frac{P' V_0}{P V}\right)}{\left(1 + \frac{R_L}{P'^2 R} + \frac{P R_m}{(P')^2 R}\right)} \quad (i)$$

$$\text{and } \frac{V}{V_0} = \frac{P}{P'} \eta \quad (ii)$$

Now, we are given  $\eta = 0.7$  when  $V = 5$  and  $V_0 = 15$

There are two equations and two unknowns:

Equations (i) and (ii) above

unknowns  $R_L$  and  $D$

The easiest way to solve these equations is to first solve (ii)

for  $D$ :

$$\frac{V}{V_0} = \frac{D}{1-D} \eta \Rightarrow (1-D) \left(\frac{V}{V_0}\right) = D \eta$$

$$\Rightarrow \frac{V}{V_0} = D \left(\eta + \frac{V}{V_0}\right)$$

$$\Rightarrow D = \frac{\left(\frac{V}{V_0}\right)}{\eta + \left(\frac{V}{V_0}\right)} = \frac{\left(\frac{5}{15}\right)}{0.7 + \frac{5}{15}} = 0.326$$

We can now solve (i) for  $R_L$ : **for  $\eta = 90\%$**

$$1 + \frac{R_L}{P'^2 R} + \frac{P R_m}{P'^2 R} = \frac{\left(1 - \frac{P' V_0}{P V}\right)}{\eta}$$

$$\Rightarrow R_L = P'^2 R \cdot \left[ \frac{1 - \frac{P' V_0}{P V}}{\eta} - 1 - \frac{P R_m}{P'^2 R} \right]$$

$$= (1-0.326)^2 (5 \Omega) \left[ \frac{1 - \frac{(1-0.326)(6 \text{ V})}{(0.326)(15 \text{ V})}}{0.7} - 1 - \frac{(0.326)(0.025 \Omega)}{(1-0.326)^2 (5 \Omega)} \right]$$

$$= 21 \text{ m}\Omega$$

c) Compute power loss in each element

Use equivalent circuit model (derived in part a)

Loss in inductor winding resistance =  $I^2 R_L$

$$\text{MVA } I = \frac{V}{Z} = \frac{(5V)}{(1 + j0.12)(5\Omega)} = 5.75A$$

$$\text{so } I^2 R_L = 0.69 \text{ W}$$

$$\text{Loss in MOSFET on-resistance} = I^2 R_{on} \\ = 0.95 \text{ W}$$

Comparable  
to other  
loss

$$\text{Loss in diode forward voltage drop} = \left(\frac{V}{R}\right) V_D \\ = 0.5 \text{ W}$$



$$\text{Crank: } P_{out} = (5V)(1A) = 5 \text{ W}$$

$$P_{in} = (0.69 \text{ W}) + (0.95 \text{ W}) + (0.5 \text{ W}) \\ = 2.14 \text{ W}$$

$$P_{in} = P_{out} + P_{loss} = 7.14 \text{ W}$$

$$\Rightarrow \eta = \frac{5 \text{ W}}{7.14 \text{ W}} = 0.70 \quad \checkmark$$

Plot 25



c) Discuss plot

- Current voltage ( $v-s$ ) and efficiency ( $\eta-0.7$ ) are indeed obtained at  $D=0.826$
- Predicted efficiency is negative for  $D < 0.25$  !  
This is complete nonsense. What is wrong with the model at low duty cycle?

Note that the output voltage (and hence also the output current) are predicted to reverse polarity for  $D < 0.25$ . This cannot happen, because the diode will be reverse-biased when it is supposed to conduct.

As we model the diode as a constant 0.5V source during the diode conduction interval, according to the model, this source supplies power for  $D < 0.25$ , leading to negative efficiency. Of course, this cannot happen, and the model breaks down.

Ch 5

What actually happens at low duty cycle is that the converter enters a new mode of operation, known as the discontinuous conduction mode. The origins of this mode are studied in detail in Section 4.1 and Chapter 5.