

ECE 562

Week 5 Lecture 1

Fall 2008

Week 5 Lecture 1

Summary

- Section notes
 - Slides 3-7 – DC transformers
 - Slides 8-16 – Converter efficiencies
 - Slides 17-21 – Source of losses
 - Slides 22-37 – Overview of loss and efficiency
 - Slides 38-45 – Problem 3.7 homework

Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency

- 3.1. The dc transformer model **OK ?**
- 3.2. Inclusion of inductor copper loss
- 3.3. Construction of equivalent circuit model
- 3.4. How to obtain the input port of the model
- 3.5. Example: inclusion of semiconductor conduction losses in the boost converter model
- 3.6. Summary of key points


Add
V drops
P losses

3.1. The dc transformer model

Basic equations of an ideal dc-dc converter:

(1) $P_{in} = P_{out}$ ($\eta = 100\%$)
 $V_g I_g = V I$ *key*


(2) $V = M(D) V_g$ (ideal conversion ratio)
 $I_g = M(D) I$



These equations are valid in steady-state. During transients, energy storage within filter elements may cause $P_{in} \neq P_{out}$


Equivalent circuits corresponding to ideal dc-dc converter equations

$$P_{in} = P_{out} \quad V_g I_g = VI \quad V = M(D) V_g \quad I_g = M(D) I$$



The DC transformer model

Dot rule $\Rightarrow ?$




Models basic properties of ideal dc-dc converter:

- conversion of dc voltages and currents, ideally with 100% efficiency
- conversion ratio M controllable via duty cycle


- Solid line denotes ideal transformer model, capable of passing dc voltages and currents
- Time-invariant model (no switching) which can be solved to find dc components of converter waveforms

Example: use of the DC transformer model


1. Original system



2. Insert dc transformer model



3. Push source through transformer




4. Solve circuit

$$V = M(D) V_1 \frac{R}{R + M^2(D) R_1}$$

"DC turns ratio"
 $f(D)$




Analysis of nonideal boost converter

add



switch in position 1

switch in position 2



Inductor voltage and capacitor current waveforms

Average inductor voltage:

$$\langle v_L(t) \rangle = \frac{1}{T_s} \int_0^{T_s} v_L(t) dt \\ = D(V_g - I R_L) + D'(V_g - I R_L - V)$$

Inductor volt-second balance:


$$0 = V_g - I R_L - D'V$$

Average capacitor current:

$$\langle i_C(t) \rangle = D(-V/R) + D'(I - V/R)$$


Capacitor charge balance:

$$0 = D'I - V/R$$




Solution of equivalent circuit

Converter equivalent circuit




Refer all elements to transformer secondary:



Solution for output voltage
using voltage divider formula:

$$V = \frac{V_s}{D'} \cdot \frac{R}{R + \frac{R_L}{D'^2}} = \frac{V_s}{D'} \cdot \frac{1}{1 + \frac{R_L}{D'^2} \cdot \frac{1}{R}}$$


Solution for input (inductor) current



$$I = \frac{V_g}{D'^2 R + R_L} = \frac{V_g}{D'^2} \cdot \frac{1}{1 + \frac{R_L}{D'^2 R}}$$

tf
model

Solution for input (inductor) current



"AVERAGE" inductor current

$$I = \frac{V_g}{D^2 R + R_L} = \frac{V_g}{D^2} \frac{1}{1 + \frac{R_L}{D^2 R}}$$

ideal boost correction factor

Eq 3.19
pg 48


$$M(D) = \frac{V_o}{V_g} = \frac{V_o}{V_1}$$

Example: use of the dc transformer model


Source R
wire R

1st reality check


1. Original system



3. Push source through transformer



2. Insert dc transformer model



4. Solve circuit

$$V = M(D) V_1$$

still use

old
ideal

$$\frac{R}{R + M^2(D) R_1}$$




Loss Effects
due to R_{source}

V_{out}

Solution for converter efficiency

$$P_{in} = (V_g) (I)$$

$$P_{out} = (V) (D'I)$$




$$\eta = \frac{P_{out}}{P_{in}} = \frac{(V)(D'I)}{(V_g)(I)} = \frac{V}{V_g} D' \neq 100\%$$

$$\eta = \frac{1}{1 + \frac{R_L}{D'^2 R}}$$

Efficiency, for various values of R_L

$$\eta = \frac{1}{1 + \frac{R_L}{D^2 R}}$$



Solution for output voltage

We now have two equations and two unknowns:

$$0 = V_g - I R_L - D'V$$

$$0 = D'I - V / R$$

Eliminate I and solve for V :

$$\frac{V}{V_g} = \frac{1}{D'} \frac{1}{(1 + R_L / D'^2 R)}$$

old ideal *new real reduction*




Fig 3.1 945

Solution for output voltage

lossy buck
No
+10Vg
possible

We now have two equations and two unknowns:

$$0 = V_g - I R_L - D'V$$


$$0 = D'I - V / R$$

Eliminate I and solve for V :

$$\frac{V}{V_g} = \frac{1}{D'} \frac{1}{(1 + R_L / D'^2 R)}$$

ideal
unit

usual
boost
lower
limit



$V(D)$ is double valued


9552

3.5. Example: inclusion of semiconductor conduction losses in the boost converter model

Losses are ?

Boost converter example

Fig 3.12
pg 52




Typical FET:

R_{ON} (lowest) $30 \text{ m}\Omega$
 $100 \mu\text{s} \Rightarrow V_{DN} = 3V$

Models of on-state semiconductor devices:

- ① MOSFET: on-resistance R_{on}
- ② Diode: constant forward voltage V_D plus on-resistance R_D

Insert these models into subinterval circuits



Subcomponents




Fig. 6. Power loss caused by the freewheeling diode should be eliminated to increase the converter's efficiency.

Losses
in a
typical
buck
Chapter
3

replace
D with?

All losses are $f(D)$, f_{SW} etc

Chapter 3. Steady-State Equivalent Circuit Modeling, Losses, and Efficiency

T

DC only

Not simply

$I^2 R_{\text{wire}}$

also $f(D)$!

- 3.1. The dc transformer model
- 3.2. Inclusion of inductor copper loss
- 3.3. Construction of equivalent circuit model
- 3.4. How to obtain the input port of the model
- 3.5. Example: inclusion of semiconductor conduction losses in the boost converter model
- 3.6. Summary of key points

DC losses

① FET
SW

② diode

CH 5 $P_{\text{loss}} = E * f_{\text{switch}}$



Summary of chapter 3

1. The dc transformer model represents the primary functions of any dc-dc converter: transformation of dc voltage and current levels, ideally with 100% efficiency, and control of the conversion ratio M via the duty cycle D . This model can be easily manipulated and solved using familiar techniques of conventional circuit analysis. M(D)
2. The model can be refined to account for loss elements such as inductor winding resistance and semiconductor on-resistances and forward voltage drops. The refined model predicts the voltages, currents, and efficiency of practical nonideal converters. ①
3. In general, the dc equivalent circuit for a converter can be derived from the inductor volt-second balance and capacitor charge balance equations. Equivalent circuits are constructed whose loop and node equations coincide with the volt-second and charge balance equations. In converters having a pulsating input current, an additional equation is needed to model the converter input port; this equation may be obtained by averaging the converter input current.



Three basic dc-dc converters

Lossless: $f_{sw} \uparrow$ $|L| \downarrow$ why?



Buck



Boost



Buck-boost





Ch 3 $\eta = f(D)$!

Part I. Converters in equilibrium

Overview of Loss & Efficiency

Inductor waveforms



Discontinuous conduction mode $\rightarrow \text{Chs}$


Transformer isolation $\leftarrow \text{Ch 6}$

Tr SW loss on DC basis

Ch 4 via D

Why?


Averaged equivalent circuit



diode loss Ch 4 via D why?

Why?

Predicted efficiency



Now $\eta(D)$

15% loss
switching

- Role of D ($> 50\%$ losses)
- ① Low V_{out} : $n \downarrow$
 - ② I_{out} and f_{sw} loss
- in Chapter 4




Fig. 1. Basic stepdown converter circuit with operating parameters.





Fig. 6. Power loss caused by the freewheeling diode should be eliminated to increase the converter's efficiency.

Use the i_1 waveforms and integrate:



Now from DC analysis:

$$I_2 = \frac{V_2}{R} \text{ and } V_2 = \frac{-D}{D'} V_g \Rightarrow I_2 = \frac{-D V_g}{D' R}$$

$$\Delta V_{C1} = \frac{V_g D^2 T_s}{2 D' R C_1}, \text{ so } C_1(\text{spec}) = \frac{V_g D^2 T_s}{2 \Delta V_{C1} R C_1}$$

Start Ch 3

III. Static and Dynamic Switch Loss in Real Converters

A. General Switch Issues

Clearly voltage drops across the energy storage inductor, V_L , differ in lossless vs. lossy converters.). The equivalent series resistance of inductors and capacitors add losses. In lossy converters efficiency is then a function of load current, I_L , while in lossless converters it is not. Also, s_u and s_d of di/dt in the inductor for lossless converters will not be equal to that of lossy converters. Hence, $M(D)$ changes from the lossless case and becomes $M(d, \text{losses})$

} losses in C, L OK?

Switch devices also introduce losses. Thus, for example a diode alone adds both $V_D(\text{on}) + I_{on}R_D$ and this changes V_L as well as s_d slope.

⑤

②

Consider both DC and RMS currents and their static effects but neglecting dynamic switching losses;..

1. Static or Non-switching power losses:

Reactive elements:

- Capacitors
 - Inductors on cores

In practice parasitic R, L, and C components arising often make up half the circuit model components though they do not appear on the bill of lading.

Resistance effects include:

- R_s of the inductor windings including skin effects.
 - R_d of the double-pole, double-throw switch devices from device characteristics such as R_{on} of the transistor or R_{on} of the diode.
 - ESR of all capacitors = $R_o + \frac{1}{w^2 R_{leak} C^2}$
 - ESR effects for L

These may appear in input or output circuits depending on converter topology and cause loss of power efficiency. η , from the ideal case where they are neglected.

Unique to SW

• Switch Device effects



For example V_{on} and R_{on} of semiconductor devices. See Chapter 5 of Erickson's text.

- MOSFET's
 - IGBT's
 - diodes
 - GTO (Gate turn-off Thyristor)
 - MCT (MOS-Controlled Thyristor)

Below we show the V_{on} three switches:for MOSFET(highest value, for the IGBT, and for the BJT(lowest value).

choice
eg
books;
Value)
(highest and
R (low)
D

Consider



Both resistive and device losses contribute to loss of efficiency. In summary, wire resistance: (R_L and $I_{\text{rms}} = I_{\text{AV}}$) device losses due to V_{on} of the diode and R_{on} (transistor)

- a. Diode V_{on} is fixed at $\approx 2\text{V}$ and $P_{\text{D(sw)}} = I_{\text{D}}V_{\text{on}}$ (usually R_{on} of a diode is negligible)
- b. Transistor $R_{\text{on}}(I)$ is fixed and $P_{\text{T}} = I_{\text{D}}^2R_{\text{on}}$ (usually V_{on} of a diode is negligible)

$I_{\text{rms}} R$
Not
 I_{AV}

On the next page we show the two extreme switch conditions: cutoff and saturation.

Switch loss





Fig. 2. In the synchronous buck converter, when $Q1$ is ON the voltage across it is close to zero, and V_{sw} is high. When $Q1$ is OFF, the voltage across it is almost V_{in} , and V_{sw} is low. During the switching transition region $T1$, the voltage and current changes across $Q1$ result in the

$$\text{DC loss switches : } \frac{I_{\text{ON}}^2 R_{\text{ON}}}{I_{\text{ON}} V_{\text{ON}}} \left\{ \begin{array}{l} P^{\text{DC}} \\ P^{\text{AC}} \end{array} \right\}$$

Switching loss:

$$E(\text{switch}) * f_{\text{SW}} = P_{\text{loss}}^{\text{SW}}$$




Ch 14

RELATIVE EFFICIENCY AT 500kHz

□ SINGLE PHASE $V_{IN}=12V$ $V_{OUT}=2V$

Relative Efficiency [%]




lower
 $R_{DS(on)}$

Competitor's Trench

Some FETs lower loss
Ch 14 will explain

Boost converter example: circuits during subintervals 1 and 2

DC switch loss only!




FET 3.23
P 53


switch in position 1

switch in position 2

diode
 V_D for all I




FET: R_D low



Average inductor voltage and capacitor current

Fig 3.24
P 53



$$\langle v_L \rangle = D(V_x - IR_L - IR_{on}) + D'(V_x - IR_L - V_D - IR_D - V) = 0$$


$$\langle i_C \rangle = D(-V/R) + D'(I - V/R) = 0$$

Fig 3.25 / 3.26 Pg 54

Construction of equivalent circuits

$\langle V_L \rangle = 0$ Input Circuit Loop

$$V_s - IR_L - IDR_{on} - D'V_D - ID'R_D - D'V = 0$$



$\langle i_L \rangle = 0$

$$D'I - V/R = 0$$

Output Loop




Fig 3.12 & 3.29

955

Complete equivalent circuit

Combine both loops together





Fig 3.28

Solution for output voltagediode
losses

$$V = \left(\frac{1}{D'} \right) \left(V_R - D'V_D \right) \left(\frac{D'^2 R}{D'^2 R + R_L + DR_{on} + D'R_D} \right)$$

$$\frac{V}{V_R} = \left(\frac{1}{D'} \right) \left(1 - \frac{D'V_D}{V_R} \right) \left(\frac{\frac{1}{R_L + DR_{on} + D'R_D}}{1 + \frac{1}{D'^2 R}} \right)$$


ideal
boostSwitch loss
corrections

Eq 3.34

Solution for converter efficiency

$$P_m = (V_g) (I)$$

$$P_{out} = (V) (D'I)$$



$$\eta = D' \frac{V}{V_g} = \frac{\left(1 - \frac{D'V_D}{V_g}\right)}{\left(1 + \frac{R_L + DR_{on} + DR_D}{D'^2 R}\right)}$$

Only DC losses
No switch loss

Conditions for high efficiency:


Battery Operated Boost

$$V_g / D' \gg V_D$$

and $D'^2 R \gg R_L + DR_{on} + DR_D$

1.5V Alkaline up to 5V

Problem 3.7 : Tutorial Solution



a) Direct equivalent circuit

When transistor Q conductivity is infinite,



$$v_L = V_0 - iR_L - iR_m \approx V_0 - iR_L - iR_m$$

$$i_o = -\frac{v_L}{R} \approx -\frac{V}{R}$$

$$i_S = i \approx I$$

When diode conductivity is finite,



$$R = \frac{5V}{1A} = 5\Omega$$

$$I_0 = 4mA$$

$$L = 3mH$$

$$C = 4\mu F$$

$$V_0 = 1.5V$$

$$R_L = 5\Omega$$

$$V_L = ?$$

Next week
practical R
L
C

Choose
to achieve
 $\eta = 70\%$

$$v_L = -V - iR_L \approx -V - iR_L - V_0$$

$$i = I - \eta R \approx I - \frac{V}{R}$$

$$i_S = 0$$


$$\text{Inductor voltage balance: } \langle v_L \rangle = 0 = D(v_g - IR_L - IR_m) + D'(-V - iR_L - v_b)$$

$$\text{Capacitor charge balance: } \langle i_C \rangle = 0 = D\left(-\frac{v}{R}\right) + D'\left(\frac{V - v}{R}\right)$$


$$\text{Average input current: } \langle i_g \rangle = I_g = D(t) + D'(c)$$

Contact equivalent circuits


Inductor equation: $\langle v_L \rangle = 0 = DV_g - iR_L - DI_{R_m} - D'V - D'v_b$
 a top equation (note: $D+D'=1$)




Capacitor equation: $\langle i_C \rangle = 0 = D'i - \frac{v}{R}$
 a right equation




Input port equation: $i_g = Dz - \text{current flowing out of } v_g \text{ term}$



Combine the two circuits:



Can push the 2V zener through the 1:1 transformer:



$|V_D|$
insight on
 M

The diode forward voltage drop V_D is effectively ~~in series~~ with the load, and directly reduces V_o . To obtain an efficient converter, we require $V_D \ll V_o$.

- b) Choose R_L such that $\eta = 0.70$ when $V_3 = 25V$, $V = 5V$,
 $V_D = 0.5V$, $R = 5\Omega$, $R_{in} = 0.035\Omega$.

Efficiency:

use circuit model —


$$P_{in} = V_3 I_3 = V_3 / (Z2)$$

$$P_{out} = V \cdot I$$


$$\therefore \eta = P_{out}/P_{in} = \frac{V}{V_3} \frac{Z2}{Z2} = \frac{V}{V_3}$$

See model for $\frac{V_0}{V_3}$

Path of current to output side of converter (through DC transformer). Model assumed



Path V_0 same to left:



Analysis of circuit:

$$V = \underbrace{\left(\frac{D}{D+1} V_3 - V_0 \right)}_{\text{series voltage source}} \parallel \underbrace{\frac{R}{R + \frac{R_m}{(N')^2} + \frac{D R_m}{(N')^2}}}_{\text{series diode}} \quad) \text{ algebra}$$

$$\frac{V}{V_3} = \left(\frac{D}{D+1} \right) \frac{\left(1 - \frac{D' V_0}{D V_3} \right)}{\left(1 + \frac{R_m}{(N')^2 R} + \frac{D R_m}{(N')^2 R} \right)}$$

Ch2
ideal

diode DC

FET DC

Key Ch3
Real

L & C
without ESR
do not dissipate
any power
- No effect
on efficiency
here

Hence, the efficiency is

$$\eta = \frac{V_o}{D} \cdot \frac{V_o}{V_s} = \frac{\left(1 - \frac{D'V_0}{DV_0}\right)}{\left(1 + \frac{R_L}{D^2 R} + \frac{D R_m}{(D')^2 R}\right)} \quad (i)$$

$$\text{and } \frac{V_o}{V_s} = D \eta \quad (ii)$$

Now, we want $\eta = 0.7$ when $V_0 = 5$ and $V_s = 1.5$

There are two equations and two unknowns:

Equations (i) and (ii) above

unknowns R_L and D

The easiest way to solve these equations is to first solve (ii)

for D :

$$\frac{V_o}{V_s} = \frac{D}{1+D} \eta \Rightarrow (1-\eta) \left(\frac{V_o}{V_s}\right) = D \eta$$

$$\Rightarrow \frac{V_o}{V_s} = D \left(\eta + \frac{\eta}{D}\right)$$

$$\Rightarrow D = \frac{\left(\frac{V_o}{V_s}\right)}{\eta + \left(\frac{V_o}{V_s}\right)} = \frac{\left(\frac{5}{1.5}\right)}{0.7 + \left(\frac{5}{1.5}\right)} = 0.826$$

We can now solve (i) for R_L : **for $\eta = 90\%$**

$$1 + \frac{R_L}{D^2 R} + \frac{D R_m}{D'^2 R} = \frac{\left(1 - \frac{D' V_0}{D V_0}\right)}{\eta}$$

$$\Rightarrow R_L = D^{1/2} R \cdot \left[\frac{1}{\eta} - \frac{D' V_0}{D^2 \eta} - 1 - \frac{D R_m}{D'^2 R} \right]$$

$$= (1-0.826)^2 (5 \Delta) \left[\frac{1}{0.7} - \frac{(1-0.826)(0.7)}{(0.826)^2 (5 \Delta)} - 1 - \frac{(0.826)(0.015 \Delta)}{(1-0.826)^2 (5 \Delta)} \right]$$

$$= 21 \text{ m}\Omega$$

c) Compute power loss in each element

use equivalent circuit model (derived in part a)

Loss in inductor winding resistance = $I^2 R_L$

$$\text{Note } I = \frac{V}{R_L} = \frac{(5V)}{(-0.32\omega)(5\Omega)} = 5.75A$$

$$\therefore I^2 R_L = 0.69W$$

$$\text{Loss in } \underline{\text{mosFET non-resistance}} = I^2 D R_{DN}$$
$$= 0.95W$$

Comparable
to other
losses

$$\text{Loss in diode forward voltage drop} = \left(\frac{V}{R}\right) V_D$$
$$= 0.5W$$


check: $P_{out} = (5V)(1A) = 5W$

$$P_{loss} = (0.69W) + (0.75W) + (0.5W)$$
$$= 2.94W$$


$$P_{in} = P_{out} + P_{loss} = 7.94W$$

$$\Rightarrow \eta = \frac{5W}{7.94W} = 0.63 \quad \checkmark$$

Test 10



Test 10



c) Discuss plot

- + Current voltage ($v=5$) and efficiency ($\eta=0.7$) are indeed obtained at $D=0.826$
- Predicted efficiency is negative for $D < 0.25$!
This is complete nonsense. What is wrong with the model at low duty cycle?

Note that the output voltage (and hence also the output current) are predicted to reverse polarity for $D < 0.25$. This cannot happen, because the diode will be non-conducting when it is supposed to conduct.

We are modelling the diode as a constant 0.3V source during the diode conduction interval. According to the model, this source supplies power for $D < 0.25$, leading to negative efficiency. Of course, this cannot happen, and the model breaks down.

What actually happens at low duty cycle is that the converter enters a new mode of operation, known as the discontinuous conduction mode. The origins of this mode are studied in detail in Section 4.1 and Chapter 5.

Ch5