

ECE 562

Week 3 Lecture 1


Week 3 Lecture 1 Summary

- Section notes
 - Slides 3-11 – Buck converters
 - Slides 12-21 – Current sensors and waveforms
 - Slides 22-31 – Commercial chip characteristics
 - Slides 32-34 Convertor efficiencies
 - Slides 35-69 – Homework review



RULE #9
IT PAYS TO USE THE
RIGHT TOOLS FOR THE JOB

Non-synchronous buck



Function: Step-down ($V_{OUT} < V_{IN}$)

When to use: Typically when V_{IN} is 3x to 5x V_{OUT} and I_{OUT} is $> 0.5A$ and $< 5A$

Characteristics: Easy to design and good efficiency for the above-mentioned typical $V_{IN}/V_{OUT}/I_{OUT}$ conditions


Devices to use: All buck integrated regulators and controllers

Qrr of diode: Ch 3 losses
Cost of diode

? smart diode?

Why are diode losses high?

Which transition of diode has most loss ON-off or off-ON



Buck LM2852 Typical application circuit



f_{SW} ↑
Size of L & C ?

$$V_o(\min) = 0.8 > 0.8$$

$C_{IN(ex)}$


$$f_{SW} = \frac{1}{2} \text{ MHz}$$

Internal FETs
for all switches

C_{EX} lowf
Ta caps

You choose Just add big L

$i_L(t)$ is sum of I_D + i_{diode}



L acts as a "flywheel"

$$2\Delta i = \frac{V_{IN} - V_{out}}{L} \left(\frac{D}{f_{SW}} \right) \Delta t$$

Choose desired Δi


Pick $L f_w$

Pick $D = \frac{V_o}{V_{IN}}$

$$2\Delta V_o = \frac{I_{load}}{C} \left(\frac{D}{f_{SW}} \right) \Delta t$$

BOGO
for low-v applications

LM3370 Dual Buck Regulator Provides Highest Efficiency for FPGAs and Multimedia Processors



Synchronous Rectification in High-Performance Power Converter Design

— By Robert Selders, Jr., Applications Engineer






Figure 1. (a) Non-synchronous and (b) Synchronous Buck Converters

replace IV power diode

- ① avoid shootthrough from Q_{on}
- ② Always CCM (no need Ch_5)
- ③ $V_{ON} = I * R_{Q1(on)}$ (parallel FETS)
- ④ Need 100Ω $1m\Omega \rightarrow 0.1V$

Synchronous buck



Function: Step-down ($V_{OUT} < V_{IN}$)

When to use: When high efficiency is required with high-output current ($> 5A$) or low duty cycles ($V_{IN} > 5 \times V_{OUT}$ and/or $I_{OUT} < 0.5A$)

Characteristics: A second switch replaces the diode in the basic buck topology, reducing losses in the conditions mentioned above

Devices to use: Any "synchronous rectification" buck integrated regulator or controller

Figure 2: Step-down configurations

Cost of FET Drives?
vs
"Smart" diode

or
tro
an
sin
wh
pie
stil
fac
an
tor
cal
lar

a f
era
Cl
to
tor
to
chi
the
qu
ve




Fig. 1. Simplified schematic of a typical synchronous buck converter. The inductor current always flows through either Q_1 or Q_2 . During the on-time, Q_1 is ON, and inductor current increases. During the off-time, Q_2 is ON, and the inductor current decreases. At the on/off transition times, the inductor current has to quickly switch from one FET to the other one.

$$V_{FET(DN)} = I R_{ON}$$

if too high use $V_{CE} \approx 0.1V$ (bipolar)





Fig. 3. The TrueDrive gate-drive architecture (low-side only) from Texas Instruments places bipolar and MOS transistors in parallel to deliver the rated drive current while lowering the pull-down impedance for better dv/dt immunity.

Ultrafast Transient Response

2% ΔV_{OUT} with a 5A Step



$V_{IN} = 12V$, $V_{OUT} = 1.5V$, 0A to 5A Load Step
($C_{OUT} = 3 \times 22\mu F$ CERAMICS, $470\mu F$ POS CAP)




Fig. 1. Simplified schematic of a buck converter.





Fig. 2. Replacing R_{SENSE} with an inductor for current sensing reduces power losses and increases the efficiency of the regulator. Voltage-sensing information is across $C1$.

Current Probe Insertion --- Correct Location

The correct location to introduce a current probe (or current sense resistor), for any topology --- is in *series with the inductor*. Note that this is the length from the switch node to the output capacitor. This particular "stretch of land" is *not* critical.






Fig.1. This synchronous buck converter is optimized for minimum switching and conduction losses.





Fig. 2. A simplified schematic of a multiphase uncoupled buck regulator (a) illustrates the two basic switching actions. In state one (b), $S1H$ and $S2L$ are closed while $S1L$ and $S2H$ are open. The input then sources energy to $L1$ and the output, and $L2$ sources energy to the output. In state two (c), $S1L$ and $S2L$ are closed, and $S1H$ and $S2H$ are open. Thus, both inductors source energy to the output. These operations are reversed for states three and four (not shown).



Multiphase interleaved buck converter. (Courtesy of Intersil Corp.)




Fig. 3. In the uncoupled two-phase buck, the phase currents are out of phase.

$$2 \Delta i = \frac{V_o - V_{IN}}{L} \cdot \frac{D}{f_{SW}} \cdot \frac{1}{n}$$

now
360°
is
split
by
parallel
banks

n_f $\Delta i \downarrow$

Latest f ↑ * 5

The Good Stuff

- ◆ Up to 2.5MHz switching frequency
- ◆ >4MHz sync capability
- ◆ Minimum pulse width <25ns
- ◆ Fast current limit: <35ns
- ▶ Built-in 180V start-up circuitry
- ◆ <1mA quiescent current
- ◆ Built-in MOSFET driver: 3Ω sink, 7Ω source
- ◆ Programmable undervoltage lockout
- ◆ Programmable soft start
- ◆ Resistor programmable current sense threshold
- ◆ Primary power limit for fault conditions
- ▶ Low current $<5\mu A$ shutdown mode
- ◆ 50% duty cycle limit with MIC9130
- ◆ 75% duty cycle limit with MIC9131
- ▶ 16-pin SOIC and QSOOP packages

\$5 / chip

Applications:


- Low-voltage, high-density distributed power systems
- Point-of-load regulation for high-performance DSPs, FPGAs, ASICs and microprocessors
- Broadband, networking and optical communications infrastructure
- Portable computing/notebook PCs

Features:

- 3-V to 6-V input
- 30-mΩ, 12-A peak MOSFET switches for high efficiency at 6-A continuous output
- 0.9-V to 3.3-V adjustable output voltage range with 1.0% initial accuracy, fixed versions available
- Wide PWM frequency — fixed 350 kHz, 550 kHz or adjustable 280 kHz to 700 kHz
- Load protected by peak current limit and thermal shutdown
- Complete set of design tools: EVM, software tool and datasheets
- TPS5461x starts at \$4.99 per device in quantities of 1,000

Synchronous Boost

3.3V to 5V @ 3A with LTC3425



Features

- Switching Frequencies up to 4MHz
- High Efficiency Operation: Up to 96%
- Quiescent Currents as low as 10 μ A
- Very Fast Transient Response
- EMI Control Techniques Reduce Interference
- Minimal External Components
- Small, \leq 1mm Profile Packages




Fig. 1. Turn-on of the high-side MOSFET (not shown) produces a voltage transient dv/dt across the low-side (synchronous) MOSFET, which leads to the off-state current conduction shown here.

Power Electronics Technology | July 2005

① +V_{rail} connected to D
 ↗ $\frac{dv}{dt}$ when FET ON

② Via C_{gd} lower FET ON
 Short dt ☹




Figure 3. Synchronous Buck Converter




Figure 4. dv/dt induced step on the low-side MOSFET
Ch 1 Switch node
Ch 2 Vgs_low-side MOSFET

MOSFET $V_{GS} - Q_G$

DV/DT IMMUNITY

Extra Credit

V_{GS}^{Th} to
avoid
shoot through





Fig. 2. $Q_{GS(\text{TH})}$ and Q_{GD} may be determined from the MOSFET gate-charge curve.



* LTC1878 Rated to 6V
 LTC1877 Rated to 10V

Low Standby Power

95% Efficient Synchronous Step-Down Regulators Draw Only $10\mu A$

Linear Technology

meaning

Need external L C's R


▼ Features

- No External FETs or Schottky Diode Required
- 10 μ A Quiescent Current
- Up To 95% Efficiency
- 2.65V to 10V Input Voltage (LTC1877)
- 600mA Output Current
- <1 μ A Shutdown Current
- Selectable Burst Mode™ Operation
- 550kHz Constant Frequency Operation
Synchronizable from 400kHz to 700kHz
- Uses Ceramic or Tantalum Capacitors
- Small, Thin 8-Pin MSOP Package


} On board
chip
switches
drivers


High-Efficiency LM1770 Synchronous Controller for Low-Voltage DC-DC Conversion

Application Circuit




Transient Response




For Talk #1

High Efficiency Across All Loads



>90% Efficiency Over Load Current



Active switch L2


HW #1
Ch. 2 Prob. 2, 3, 4, 6

complement diode

Prob. 2.2
Non-isolated Sepic Converter




(a)
Position 1. Transistor is on and the Diode is off.



$$v_{L1} = V_g \quad , \quad v_{L2} = -V_{D1}, \quad i_{Q1} = i_L, \quad i_{C2} = -V/R$$

Using the small ripple approximation $\Rightarrow v_{L1} = V_g, \quad v_{L2} = -V_{D1}, \quad i_{Q1} = i_L, \quad i_{C2} = -V/R$.

Position 2. Transistor is off and the Diode is on.



$$v_{L1} = V_g - V_{D1} + V \quad , \quad v_{L2} = V, \quad i_{Q1} = i_L, \quad i_{C2} = i_L - i_D - V/R$$


Using the small ripple approximation $\Rightarrow v_{L1} = V_g - V_{D1} + V, \quad v_{L2} = V, \quad i_{Q1} = i_L, \quad i_{C2} = i_L - i_D - V/R$.

*CCM
two state*

HW #1
Ch. 2 Prob. 2, 3, 4, 6


Prob. 2.2

Non-isolated Sepic Converter



(a)


Position 1. Transistor is on and the Diode is off.



$$v_{L1} = V_g \quad , \quad v_{L2} = -V_{ce}, \quad i_{L1} = I_1, \quad i_{L2} = -I_2 \approx V/R$$

Using the small ripple approximation $\Rightarrow v_{L1} = V_g, \quad v_{L2} = -V_{ce}, \quad i_{L1} = I_1, \quad i_{L2} = -V/R$

Position 2. Transistor is off and the Diode is on.




$$v_{L1} = V_g - V_{ce} + V \quad , \quad v_{L2} = V, \quad i_{L1} = I_1, \quad i_{L2} = I_2 - I_1 \approx V/R$$

Using the small ripple approximation $\Rightarrow v_{L1} = V_g - V_{ce} + V, \quad v_{L2} = V, \quad i_{L1} = I_1, \quad i_{L2} = I_1 + I_2 \approx V/R$



Unknowns:

V - sec balance on 1's
I - sec balance on 0's


i_{11}
 i_{12}
 i_{22}



} $V_2 \text{ but}$
 i_{12} not shown



} i_{12}



} i_{12}


$$\frac{\text{V1-V2 balance}}{i_{11}} = D(i_1) + D'(i_2 - V) = 0$$

$$\frac{i_{12} >_{T_B}}{i_{12}} = D(i_1) + D'(-V) = 0$$

$$\frac{\text{I1+I2 balance}}{i_{12}} = D(-V_2) + D'(I_{12}) = 0$$

$$\frac{i_{12} >_{T_B}}{i_{12}} = D\left(-\frac{V}{R}\right) + D'\left(I_{12} - \frac{V}{R}\right) = 0$$

$$\text{with } D' = 1 - D$$



Equating the DC components of the above waveforms to zero and knowing
 $D' = 1 - D$:

$$\langle v_{L1} \rangle = DVg + D'(Vg - V_{ct} - V) = 0$$

$$\langle v_{L2} \rangle = D(-V_{ct}) - D'V = 0$$

$$\langle i_{L1} \rangle = D\bar{I}_2 + D'I_1 = 0$$

$$\langle i_{L2} \rangle = D(-V/R) - D'(I_1 - I_2 + V/R) = 0$$

The solution to this system of equations for the DC components of the capacitor voltages and the inductor currents yields:

$$V_{ct} = Vg$$

$$V_{ct} = V - DVg/D' = DVg/(1-D)$$

$$I_{L1} = I_1 = (D/D')^2 Vg/R$$

$$I_{L2} = I_2 = 4DVg/D'R$$

(a) Known: $V = 28$ volts, $18v \leq Vg \leq 36v$, $I_{load} = 2A$

(i) We have the following equation relating D , Vg , and V which we can use to solve for D :

$$V = DVg/(1-D) \text{ solving for } D \text{ yields } \Rightarrow D = V/(V+Vg).$$

Substituting in the knowns gives the range for $D \Rightarrow 0.4375 \leq D \leq 0.6976$

(ii) We know the load current and voltage thus we can get the resistance
 $R = VI = 28/2A = 14\Omega$.

We found the range for D in Part 1 and the resistance was just calculated so we can derive a range for the current I_1 using the equation from part a.

$$I_1 = (D/(1-D))^2 Vg/R \Rightarrow 1.56A \leq I_1 \leq 3.13A$$

Four equations and four unknowns (V , V_{D1} , I_{D1} , I_{D2}) .

Solution :

$$V_{D1} = V_D$$

$$V = \frac{D}{1-D} V_D$$

$$I_{D1} = \frac{D}{R} \frac{V}{R} = \left(\frac{D}{1-D}\right)^2 \frac{V_D}{R}$$

$$I_{D2} = \frac{V}{R} = \frac{D}{(1-D)} \frac{V_D}{R}$$

Part (b) : Voltage regulator behavior

Controller automatically adjusts D , to maintain $V=28$ mVts.

Input voltage varies over the range, $18 \leq V_D \leq 36$.

Load current = $2A = \frac{V}{R}$, so $R = \frac{(28 \text{ mVts})}{(2 \text{ A})} = 14 \Omega$.
over what ranges do D and I_{D1} vary?

We know that $V = \frac{D}{1-D} V_D$. Solve for D :

$$V - DV = DV_D$$

$$V = D(V + V_D)$$

$$\Rightarrow D = \frac{V}{V + V_D}$$

Drange

and from above,


$$I_{D1} = \frac{D}{1-D} \frac{V}{R} = \frac{V_D}{14}$$

ITrange

$\frac{V}{V_D}$	$\frac{V_D}{V}$	$\frac{D}{1-D}$	$\frac{I_{D1}}{\frac{V_D}{14}}$
28	18	$\frac{28}{46} = 0.609$	$\frac{28}{14(0.609)} = 3.11A$

$\frac{V}{V_D}$	$\frac{V_D}{V}$	$\frac{D}{1-D}$	$\frac{I_{D1}}{\frac{V_D}{14}}$
28	36	$\frac{28}{44} = 0.636$	$\frac{28}{14(0.636)} = 1.86A$

End of problem 2.2



Key

Equating the DC components of the above waveforms to zero and knowing
 $D' = 1 - D$:

$$\langle V_{d1} \rangle = DVg + D'(Vg - V_{d2} - V) = 0$$

$$\langle V_{d2} \rangle = D(-V_{d1}) + D'V = 0$$

$$\langle I_{d1} \rangle = D I_2 + D' I_1 = 0$$

$$\langle I_{d2} \rangle = D(-V/R) + D'(I_1 - I_2 - V/R) = 0$$

The solution to this system of equations for the DC components of the capacitor voltages and the inductor currents yields:

$$V_{d1} = Vg$$

$$V_{d2} = V = DVg/D' = DVg/(1-D)$$

$$I_{d1} = I_1 = (D/D')^2 Vg/R$$

$$I_{d2} = I_2 = -DVg/D'R$$

(a) Known: $V = 28$ volts, $18v \leq Vg \leq 36v$, $I_{out} = 2A$

(i) We have the following equation relating D , Vg , and V which we can use to solve for D :

$$V = DVg/(1-D) \text{ solving for } D \text{ yields } D = V/(V+Vg).$$

Substituting in the knowns gives the range for D $\Rightarrow 0.4375 \leq D \leq 0.6978$

(c) We know the load current and voltage thus we can get the resistance

$$R = V/I = 28v/2A = 14\Omega$$

We found the range for D in Part 1 and the resistance was just calculated so we can derive a range for the current I_1 using the equation from part a.

$$I_1 = (D/(1-D))^2 Vg/R \Rightarrow 1.56A \leq I_1 \leq 3.11A$$

Sepic


Inductor current waveforms

Fig 2.21
pg 30

Interval 1 slopes, using small ripple approximation:

$$\frac{di_1(t)}{dt} = \frac{v_{L1}(t)}{L_1} = \frac{V_s}{L_1}$$


$$\frac{di_2(t)}{dt} = \frac{v_{L2}(t)}{L_2} = -\frac{V_1 - V_2}{L_2}$$



Interval 2 slopes:

$$\frac{di_1(t)}{dt} = \frac{v_{L1}(t)}{L_1} = \frac{V_s - V_1}{L_1}$$

$$\frac{di_2(t)}{dt} = \frac{v_{L2}(t)}{L_2} = -\frac{V_2}{L_2}$$




Overview Solution

Prob. 2.3

For the Sepic of Pbm. 2.2 (above)

- (a) Use $\frac{di_1(t)}{dt} = v_{L1}(t)/L_1$ and $\frac{dv_{L1}(t)}{dt} = i_1(t)/C_1$



$$(\text{Change in } x) = (\text{slope}) \cdot (\text{length of subinterval})$$


$$2\Delta i_1 = Vg/DT_s L_1 \Rightarrow \Delta i_1 = Vg/DT_s/2L_1$$

$$-2\Delta i_2 = -Vg/DT_s/L_2 \Rightarrow \Delta i_2 = -Vg/DT_s/2L_2$$

$$-2\Delta v_{L1} = i_1 DT_s/C_1 = -Vg D^2 T_s / D' R C_1 \Rightarrow \Delta v_{L1} = Vg D^2 T_s / 2 D' R C_1$$

$$-2\Delta v_{L2} = -VDT_s/R C_2 = -Vg D^2 T_s / D' R C_2 \Rightarrow \Delta v_{L2} = Vg D^2 T_s / 2 D' R C_2$$

(b)



$$i_1(t) = i_1 - \Delta i_1$$

$$i_1(t)_{\text{post}} = i_1 + \Delta i_{11} - i_2 + \Delta i_{12}$$

$$i_{\text{post}} = (Vg/R)(D/D')^2 + (Vg/R)(D/D') + (i_1 - i_2)Vg D^2 T_s / 2 L_2 L_1$$

$$v_{L1}(t)_{\text{post}} = v_{L2} + v_{C1} + \Delta v_{C1} + \Delta v_{L2} = Vg/D' + Vg D^2 T_s (C_1 + C_2) / 2 R D' C_1 C_2$$

Tutorial
 Solution to Problem 2.3

See solution to problem 2.2 for subinterval circuits, equations, small ripple approximation, capacitor current and inductor voltage waveforms, and solution for dc voltages and currents.

$$i_c(t)$$


$$V_L(t)$$

- a) Derive expressions for inductor current ripples and capacitor voltage ripples.

both i_{L1}
 v_{C2}


Inductor L_1

Voltage waveform (from problem 2.2):



Slope of inductor current is found using $L_1 \frac{di(t)}{dt} = V_L(t)$

so $\frac{di(t)}{dt} = \frac{V_L(t)}{L_1}$. [During a given subinterval, the voltage $V_L(t)$ is essentially constant \Rightarrow constant slope $\frac{di(t)}{dt}$].



Pulse ripple (i.e., peak-to-mean) = Δi_L

peak-to-peak ripple = $2\Delta i_L$

During first subinterval, $i_L(t)$ changes from $(I_{L1} - \Delta i_L)$

to $(I_{L1} + \Delta i_L)$, for = total change of $2\Delta i_L$

(change in $i_L(t)$) = (slope) (time)

$$(2\Delta i_L) = \left(\frac{V_D}{L_1}\right) (DT_s) \quad \text{for first subinterval}$$

$$\therefore \Delta i_L = \frac{V_D DT_s}{2L_1}$$

$$T_s \approx \frac{1}{f_{SW}}$$


$$L_1, (\Delta i_L, gD, V_D, f_{SW})$$

$$L_1 \approx D$$

The same result could be derived via a similar analysis of subinterval 2.


Inductor L_2

Voltage waveform, from problem 2.2:



$$\frac{V_{CL}}{L_2} = \frac{\Delta i_L}{\Delta t}$$

tracks
 $i_{L1}(t)$



First subinterval:

$$\underbrace{\Delta v_{L2}}_{\text{charge}} = \underbrace{\left(\frac{V_0}{L_2}\right)}_{\text{slope}} \underbrace{\Delta T_0}_{\text{time}}$$

solve for α_{L2} :

$$\alpha_{L2} = \frac{V_0 \Delta T_0}{\Delta L_2}$$

$$L_2(V_0, \Delta v_{L2}, \Delta T_0, t_{SN})$$


In problem 2.2, it was found that $V_0 = V_L$, so

$$\alpha_{L2} = \frac{V_L \Delta T_0}{\Delta L_2}$$

← easy design guide
 $L_2 \rightarrow V$

Capacitor C_1

Current waveform from problem 2.2:



$$\frac{I_{L2}}{C_1} = \frac{\Delta v_{C1}}{\Delta t}$$

so the capacitor voltage waveform is found using the relationship $v_{C1}(t) = C_1 \frac{di_C(t)}{dt}$

$$\text{slope } \frac{dv_{C1}(t)}{dt} = \frac{i_C(t)}{C_1}$$

During a given subinterval, the current $i_C(t)$ is essentially constant \Rightarrow constant slope.

Slope during first subinterval ΔT_0 is $-\frac{I_{L2}}{C_1}$

Slope during second subinterval $\Delta T_0 < t < T_0$ is I_{L1}/C_1

Capacitor C_1 waveform


Fig 2.24c
Pg 30


Subinterval 1:

$$\frac{dv_1(t)}{dt} = \frac{i_{C1}(t)}{C_1} = \frac{I_2}{C_1}$$

Subinterval 2:

$$\frac{dv_1(t)}{dt} = \frac{i_{C1}(t)}{C_1} = \frac{I_1}{C_1}$$





During the first subinterval, $V_C(t)$ changes by

$$(-\Delta V_{C_1}) = \underbrace{\left(-\frac{I_{C1}}{C_1}\right)}_{\text{slope during } 0 \leq t \leq T_1} \underbrace{(T_1)}_{\text{time}}$$

Solve for ΔV_{C_1} :

$$\Delta V_{C_1} = \frac{I_{C1} T_1}{C_1}$$

Substitute solution for I_{C1} (from problem 2.2): $I_{C1} = \frac{V}{R} - \frac{V_0}{R}$

$$\Delta V_{C_1} = \frac{V}{R} - \frac{V_0 T_1}{RC_1}$$

$C_1 (\Delta V_{C_1}, D, V_0, f_{out}$
and R)

$$C_1 = \frac{D}{f}$$

$$C_1 = f(D, \Delta V_{C_1}) \frac{1}{R}$$

Summary Ripple magnitudes

Pg 31

Analysis results

$$\Delta i_1 = \frac{V_g DT_s}{2L_1}$$

$$\Delta i_2 = \frac{V_1 + V_2}{2L_2} DT_s$$

$$\Delta v_1 = \frac{-I_2 DT_s}{2C_1}$$

Use dc converter solution to simplify:

$$\Delta i_1 = \frac{V_g DT_s}{2L_1}$$

$$\Delta i_2 = \frac{V_g DT_s}{2L_2}$$


$$\Delta v_1 = \frac{V_g D^2 T_s}{2D'RC_1}$$

Q: How large is the output voltage ripple?


It is not zero
Requires 2nd order
analysis
Section 2.5 Pg 32

Capacitor C_2

Current waveform $i_{C_2}(t)$, from problem 2.2:



So the capacitor voltage waveform is



Change in capacitor voltage during first subinterval is

$$(-\Delta V) = \left(-\frac{V}{R C_2}\right)(D T_2)$$

$$\Rightarrow \Delta V = \frac{V D T_2}{2 R C_2}$$


Substitute solution for V from problem 2.2: $V = \frac{2}{3} V_0$

$$\Delta V = \frac{\frac{D^2}{3}}{V} \frac{V_0 T_2}{2 R C_2}$$

C_2 Choice also complex

$$C_2 \sim \frac{D^2}{(1-D)^2}$$

So the transistor voltage waveform is



End of problem 6.3

- b) Sketch the waveforms of the transistor voltage $v_{ss}(t)$ and transistor current $i_B(t)$, and give expressions for their peak values.

Again, refer to schematic and waveforms in solution to problem 2.2. The transistor current $i_B(t) = i_0(t)$ is sketched in the problem 2.2 solution.

The transistor drain-to-source voltage $v_{ds}(t)$ is equal to approximately zero during the first subinterval, when the transistor conducts. During the second subinterval, the transistor is off and the diode conducts. The converter circuit is then as sketched on p.5 of the prob.2.2 solution.

It can be seen that

$$(2) \quad v_{ss}(t) = v_c(t) + v_D \quad \text{for subinterval 2}$$

small ripple approximation

$$\begin{aligned} v_{ss}(t) &\approx v_c(t) + V \\ &= V_D + \frac{2}{3}V_D \quad \text{using relation for } V_D \text{ and } V \\ &= V_D \left(\frac{2+3}{3} \right) \quad \text{note } 2+3=5 \\ &= \frac{5}{3}V_D \end{aligned}$$


{ A comment: $v_{ss}(t)$ above is expressed in terms of quantities that have small ripples: $v_c(t)$ and V_D . We could have instead written $v_{ss}(t) = V_D - v_{ss}(t)$, but the result would not be useful because the switching ripple in $v_{ss}(t)$ is not small and cannot be ignored! }

Prob. 2.3

For the Sepic of Prob. 2.2 (above)

Summary

- (a) Use $\frac{di_L(t)}{dt} = v_{L1}(t)/L_1$ and $\frac{dv_{L1}(t)}{dt} = i_L(t)/C$



$$(\text{Change in } x) = (\text{slope}) * (\text{length of subinterval})$$


$$2\Delta I_{1,1} = VgDTs/L_1 \Rightarrow \Delta I_{1,1} = VgDTs/2L_1$$

$$-2\Delta I_{1,2} = -VgDTs/L_2 \Rightarrow \Delta I_{1,2} = VgDTs/2L_2$$

$$-2\Delta v_{L1} = I_1DTs/C_1 = -VgDTs/D'RC_1 \Rightarrow \Delta v_{L1} = VgD^2Ts/2D'RC_1$$

$$-2\Delta v_{L2} = -VDTs/R_C_2 = -VgD^2Ts/D'RC_2 \Rightarrow \Delta v_{L2} = -VgD^2Ts/2D'RC_2$$

(b)




$$i_L(t) = I_1 - I_2$$

$$i_L(t)_{\text{peak}} = I_1 + \Delta I_{D1} - I_2 + \Delta I_{D2}$$

$$I_{\text{peak}} = (Vg/R)(D/D')^2 + (Vg/R)(D/D') + (I_1 + I_2)VgDTs/2L_2L_C$$

$$v_{DS(t)_{\text{peak}}} = v_{DS} + v_{in} + \Delta v_{L1} + \Delta v_{L2} = Vg/D + VgD^2Ts(C_1+C_2)/2RD'C_1C_2$$

TYPE OF CONVERTER**CIRCUIT CONFIGURATION****IDEAL TRANSFER FUNCTION**

$$\frac{V_O}{V_{IN}} = -\left(\frac{t_{on}}{T_S - t_{on}}\right) = -\left(\frac{D}{1-D}\right)$$

inverting

PEAK DRAIN CURRENT

$$I_{DMAX} = I_1 + I_2 = I_1 \left(\frac{1}{D}\right)$$

PEAK DRAIN VOLTAGE

$$V_{DS} = 2 V_{IN}$$


AVERAGE DIODE CURRENTS

$$I_{CR1} = I_1 + I_2$$

$$I_1 + I_2 = I_1 \left(\frac{1}{D}\right)$$

DIODE VOLTAGES (VRM)

$$VRM = V_O + V_{IN}$$

VOLTAGE AND CURRENT WAVEFORMS**ADVANTAGES**

Simple, low ripple input and output current, capacitive isolation protects against switch failure.

DISADVANTAGES

High drain current. C1 has high ripple current requirement (low ESR). High voltage required for UI. Voltage inversion.

TYPICAL APPLICATIONS

Low noise, inverse output voltages.

APPLICABLE HARRIS PRODUCTS

HIP5060, HIP5061, HIP5062, HIP5063

Low EMC both i_{in} & i_{out} are 

2.4 Cuk converter example


HW Ch 5 #5

$$V_L = V_{RL2} - V_{RL1}$$

left right


Cuk converter,
with ideal switch

Fig 2.20
Pg 27



Cuk converter:
practical realization
using MOSFET and
diode

$$\text{inverting } V_{out} = \frac{D}{D'} V_{in}$$




Cuk converter circuit with switch in positions 1 and 2

Fig 2.21
Pg 28

Switch in position 1:
MOSFET conducts


Capacitor C_1 releases
energy to output



i_1 ramps up

Switch in position 2:
diode conducts

Capacitor C_1 is
charged from input



C_1 is discharged then recharged!

Waveforms during subinterval 1

MOSFET conduction interval


Inductor voltages and capacitor currents:

$$v_{L1} = V_s$$

$$v_{L2} = -v_1 - v_2$$

$i_{C1} = i_2$ series leg

$$i_{C2} = I_2 - \frac{V_2}{R}$$



Small ripple approximation for subinterval 1:

$$v_{L1} = V_s$$

$$v_{L2} = -V_1 - V_2$$

$$i_{C1} = I_2$$

$$i_{C2} = I_2 - \frac{V_2}{R}$$

Caps act as "DC sources" for Δt

Waveforms during subinterval 2

Diode conduction interval

Q open


Inductor voltages and capacitor currents:

$$v_{L1} = V_g - v_1$$

$$v_{L2} = -v_2$$

$$\underline{i_{C1}} = i_1$$

$$i_{C2} = i_2 - \frac{v_2}{R}$$



Small ripple approximation for subinterval 2:

$$v_{L1} \approx V_g - V_1$$

$$v_{L2} \approx -V_2$$

$$i_{C1} \approx I_1$$

$$i_{C2} \approx I_2 - \frac{V_2}{R}$$


Equate average values to zero

4 Equations from zL and zC

The principles of inductor volt-second and capacitor charge balance state that the average values of the periodic inductor voltage and capacitor current waveforms are zero, when the converter operates in steady state. Hence, to determine the steady-state conditions in the converter, let us sketch the inductor voltage and capacitor current waveforms, and equate their average values to zero.

Waveforms:

Inductor voltage $v_{L1}(t)$



Volt-second balance on L_1 :


$$\langle v_{L1} \rangle = DV_g + D'(V_g - V_1) = 0$$

Equate average values to zero

b

Figs 2.22 c
Pg 2.1

Inductor L_2 voltage




Average the waveforms:

$$\langle v_{L2} \rangle = D(-V_1 - V_2) + D'(-V_2) = 0$$

$$\langle i_{C1} \rangle = DI_2 + D'I_1 = 0$$


Capacitor C_1 current



Equate average values to zero


Fig 2.22 3
pg 29

Capacitor current $i_{C2}(t)$ waveform



Note: during both subintervals, the capacitor current i_{C2} is equal to the difference between the inductor current i_2 and the load current V_2/R . When ripple is neglected, i_{C2} is constant and equal to zero.

Cuk converter conversion ratio $M = V/V_g$






Figure 3. Synchronous Buck Converter





Figure 4. dv/dt induced step on the low-side MOSFET
 Ch 1 Switch node
 Ch 2 V_{gs} _ low-side MOSFET

HW #1
Ch. 2 Prob. 2, 3, 4, 6


Prob. 2.2

Non-isolated Sepic Converter



(a)


Position 1. Transistor is on and the Diode is off.



$$v_{c1} = V_g - v_{c1}, \quad v_{c2} = -v_{c1}, \quad i_{d1} = i_2, \quad i_{d2} = -V/R$$

Using the small ripple approximation $\Rightarrow v_{c1} = V_g, \quad v_{c2} = -V_{d1}, \quad i_{d1} = i_2, \quad i_{d2} = -V/R$

Position 2. Transistor is off and the Diode is on.




$$v_{c1} = V_g + v_{c1} + V, \quad v_{c2} = v_c, \quad i_{d1} = i_1, \quad i_{d2} = i_2 + V/R$$

Using the small ripple approximation $\Rightarrow v_{c1} = V_g + V_{d1} + V, \quad v_{c2} = V, \quad i_{d1} = i_1, \quad i_{d2} = i_2 + V/R$



Prob. 2.3

For the Sepic of Pbm. 2.2 (above)


(a) Use $di_L(t)/dt = v_L(t)/L$ and $dv_C(t)/dt = i_C(t)/C$



} it's track



V_C's track



(Change in x) = (slope)*(length of subinterval)

$$2\Delta i_{L1} = VgDTs/L_1 \Rightarrow \Delta i_{L1} = VgDTs/2L_1$$

$$-2\Delta i_{L2} = -VgDTs/L_2 \Rightarrow \Delta i_{L2} = VgDTs/2L_2$$



$$-2\Delta v_{C1} = I_1DTs/C_1 = -VgD^2Ts/D'RC_1 \Rightarrow \Delta v_{C1} = VgD^2Ts/2D'RC_1$$

$$-2\Delta v_{C2} = -VDTs/Rc_2 = -VgD^2Ts/D'RC_2 \Rightarrow \Delta v_{C2} = VgD^2Ts/2D'RC_2$$

|ΔiL|

|ΔvC1|

(b) **Waveforms of TR**




$$i_L(t) = I_1 + \Delta i_L$$

$$i_L(t)_{peak} = I_1 + \Delta i_{L1} - I_2 + \Delta i_{L2}$$

$$I_{peak} = (Vg/R)(D/D')^2 + (Vg/R)(D/D') + (I_1 + I_2)VgDTs/2L_1I_2$$

$$v_{out}(t)_{peak} = v_{C2} + v_{C1} + \Delta v_{C1} + \Delta v_{C2} = Vg/D' + VgD^2Ts(C_1 + C_2)/2RD'C_1C_2$$



Equating the DC components of the above waveforms to zero and knowing $D' = 1 - D$:

$$\langle v_{11} \rangle = DVg : D'(Vg + V_{dt} - V) = 0$$

$$\langle v_{12} \rangle = D(-V_{dt}) + D'V = 0$$

$$\langle i_1 \rangle = Dl_2 - D'l_1 = 0$$

$$\langle i_{12} \rangle = D(-V/R) + D'(I_1 - I_2 - V/R) = 0$$

The solution to this system of equations for the DC components of the capacitor voltages and the inductor currents yields:

$$V_{dt} = Vg$$

$$V_{dt} = V = DVg/D' = DVg/(1-D)$$

$$I_{11} = I_1 = (D/D')^2 Vg/R$$

$$I_{12} = I_2 = -DVg/D'R$$

(a) Known: $V = 28$ volts, $18V \leq Vg \leq 36V$, $I_{load} = 2A$.

(i) We have the following equation relating D , Vg , and V which we can use to solve for D :

$$V = DVg/(1-D) \text{ solving for } D \text{ yields } \Rightarrow D = V/(V+Vg).$$

Substituting in the knowns gives the range for $D = 0.4375 \leq D \leq 0.6078$

(ii) We know the load current and voltage thus we can get the resistance

$$R = V/I = 28V/2A = 14\Omega.$$


We found the range for D in Part I and the resistance was just calculated so we can derive a range for the current I using the equation from part a.

$$I_1 = (D/(1-D))^2 Vg/R \Rightarrow 1.56A \leq I_1 \leq 3.11A$$

Prob. 2.3

For the Sepic of Prob. 2.2 (above)

- (a) Use $\frac{di_L(t)}{dt} = v_L(t)/L$ and $\frac{dv_C(t)}{dt} = i_L(t)/C$



$$(\text{Change in } x) = (\text{slope}) \cdot (\text{length of subinterval})$$


$$2\Delta i_{L1} = VgDTs/L_1 \Rightarrow \Delta i_{L1} = VgDTs/2L_1$$

$$-2\Delta i_{L2} = -VgDTs/L_2 \Rightarrow \Delta i_{L2} = VgDTs/2L_2$$

$$-2\Delta v_{C1} = i_{L1}DTs/C_1 = -VgD^2Ts/D'RC_1 \Rightarrow \Delta v_{C1} = -VgD^2Ts/2D'RC_1$$

$$-2\Delta v_{C2} = -VgDTs/RC_2 = -VgD^2Ts/D'RC_2 \Rightarrow \Delta v_{C2} = -VgD^2Ts/2D'RC_2$$

(b)



$$i_L(t) = i_1 + i_2$$

$$i_L(t)_{peak} = i_1 + \Delta i_{j1} + i_2 + \Delta i_{j2}$$

$$i_{max} = (Vg/R)(D/D')^2 - (Vg/R)(D/A') + (L_1+L_2)VgDTs/2L_1L_2$$


$$v_{max} = v_{C2} - v_{C1} + \Delta v_{C1} - \Delta v_{C2} = Vg/D' = VgD^2Ts(C_1-C_2)/2RD'C_1C_2$$

Hints


HW #1
Ch. 2 Prob. 2, 3, 4, 6

Prob. 2.2

Non-isolated Sepic Converter




(a) Position 1. Transistor is on and the Diode is off.



$$v_{L1} = V_g \quad , \quad v_{L2} = -V_{el}, \quad i_{el} = i_2, \quad i_{L2} = -V_{el}/R.$$

Using the small ripple approximation $\Rightarrow v_{L1} = V_g, \quad v_{L2} = -V_{el}, \quad i_{el} = i_2, \quad i_{L2} = -V_{el}/R$

Position 2. Transistor is off and the Diode is on.



$$v_{L1} = V_g - V_{el} + V \quad , \quad v_{L2} = V, \quad i_{el} = i_1, \quad i_{L2} = i_1 + i_3 - V/R$$

Using the small ripple approximation $\Rightarrow v_{L1} = V_g - V_{el} - V, \quad v_{L2} = V, \quad i_{el} = i_1, \quad i_{L2} = i_1 - i_3 - V/R$

*different assumption
for i_{L2}*

Assume FET (on) diode (off)
 (off) C_2 (on)
 L_1, L_2, C_1 are big!

Tutorial


Solution to Problem 2.2

A dc voltage regulator based on the SEPIC

Converter analysis

Fig. 2.29

assume




A point [label voltage and current for each inductor and capacitor. Defined directions of current and voltage must be consistent]



} Start small ripple
 V, V_2
 i_{L1}, i_{L2}
 V_{C1}

First substitution: 0.6666s

transistor is on, diode is off
 circuit becomes



arbitrary even "wrong"

Hint!

A point [Note: be careful to be consistent in your defined polarities of voltage and current. In your sketches must be shown during all subintervals!]

Inductor voltages and capacitor currents for this substitution:

$$V_{L1}(t) = V_g, \quad V_{L2}(t) = V_{C1}(t), \quad i_{L1}(t) = -i_{L2}(t), \\ i_{C2}(t) = -v(t)/R$$

so $\sum i = 0$
 @ node

so $\sum i = 0$
 @ node

Second subinterval: $0 \leq t \leq T_2$

transistor is off, diode is on

Circuit becomes



Inductor voltages and capacitor currents for this subinterval:

$$v_{L1}(t) = V_g - v_{ce}(t) - v(t) \quad \text{new } V_{L1}$$

$$v_{L2}(t) = -v(t) \quad \text{new } V_{L2}$$

$$i_{ce}(t) = i_L(t)$$

$$i_{ext}(t) = i_{L1}(t) + i_{L2}(t) = v(t)/R$$

Again, note that v_{L1} , v_{L2} , i_{ce} , and i_{ext} are expressed in terms of quantities that have small ripple (i.e., i_{ext} , $i_L(t)$, $v_{ce}(t)$, $v(t)$, and V_g) and not as functions of quantities whose ripples are not small (such as $v_{L1}(t)$, $v_{L2}(t)$, $i_{L1}(t)$, $i_{L2}(t)$, and $i_C(t)$). Use of the small ripple approximation now leads to

$$v_{L1}(t) \approx V_g - v_{ce} - V$$

$$v_{L2}(t) \approx -V$$

$$i_{ce}(t) \approx I_{ce}$$

$$i_{ext}(t) \approx I_{ce} + I_{L2} - V/R$$

Note that each inductor voltage and capacitor current has been expressed in terms of quantities that have small ripple when L_1 , L_2 , C_1 , and C_2 are sufficiently large. we can therefore make the small ripple approximation and write

$$i_L(t) \approx I_{L1}$$

$$v_o(t) \approx V_o$$

$$i_C(t) \approx I_{C2}$$

$$v(t) \approx V$$

so we obtain

$$v_{L1}(t) = V_o$$

$$v_{L2}(t) \approx V_o$$

$$i_{L1}(t) \approx -I_{L2}$$

$$i_{C2}(t) \approx -V_o/R$$


*best choice
only*

CAREFUL

We could have written the equations for subinterval 1 in other ways. For example, we could have expressed $i_C(t)$ as

$$i_C(t) = i_L(t) - i_{L1}(t)$$

While this equation is true, it is unuseful because the sustaining ripple in the transistor current $i_L(t)$ is not small.



So we cannot write
 $i_L(t) = I_L$ for
subinterval 1!