

ECE 562

Week 2 Lecture 2

Week 2 Lecture 2 Summary

- Section notes
 - Slides 3-7 – Converter applications
 - Slides 8-18 – Improving waveforms
 - Slides 19-21 – Commercial apps and
 - Slides 22-32 – Resonant converters
 - Slides 34-53 – Ripple characteristics and calculations
 - Slides 54-61 - Circuit topology and losses

LECTURE 4

Introduction to Power Electronics Circuit Topologies: The Big Three

I. POWER ELECTRONICS CIRCUIT TOPOLOGIES

- A. OVERVIEW
- B. BUCK TOPOLOGY *last time*
- C. BOOST CIRCUIT
- D. BUCK - BOOST TOPOLOGY *- HW 2.1*
- E. COMPARISON OF THE BIG THREE

II. TOPOLOGY OF L-C OUTPUT FILTERS

- A. C ALWAYS Located ACROSS V_{out}
- B. L LOCATED BETWEEN CRUDE
UNFILTERED V_{dc} AND STABILIZED V_{out}

1. BUCK
2. BOOST
3. BUCK-BOOST
4. LOW RIPPLE APPROXIMATION
FOR OUTPUT SIGNALS AT f_{sw}


- a) INDUCTOR RIPPLE:

$$\Delta I = \frac{V}{L} dt(\text{switch})$$


- b) CAPACITOR RIPPLE:

$$\Delta V = \frac{I}{C} dt(\text{switch})$$

$dt(\text{switch}) = (\text{Duty cycle}) * T_s(\text{period of } f_{sw})$



Talk #2




562 Notes on Web CSU 562

TWO MAJOR APPLICATIONS OF POWER ELECTRONICS: INDUSTRIAL ELECTRONICS

A. Overview

POWER ELECTRONICS USES NEW SWITCHING CIRCUIT TOPOLOGIES TO MAKE SMALLER, LOWER WEIGHT AND HIGHER EFFICIENCY POWER SUPPLIES. These supplies for the first time are available at variable frequencies need for applications in motor drive and in lighting which together constitute over 75% of electricity use.



Clearly, we have different applications that place specific requirements on the solid state "witches". Only as advances in solid state switches occurred could these new applications become cost effective. Switch technology is an enabling one for new applications. Two issues are enabling: electrical performance and cost.

B. Improved Motor Control


Objectives of this chapter

- Develop techniques for easily determining output voltage of an arbitrary converter circuit
- Derive the principles of *inductor volt-second balance* and *capacitor charge (amp-second) balance*
- Introduce the key *small ripple approximation*
- Develop simple methods for selecting filter element values
- Illustrate via examples

HW#1: Thinking question #2

Give some general trends for the small ripple approximation in a simple L-C output filter for increasing switch frequency f_{sw} (i.e. smaller t_0). Show that a smaller "C" is allowed for fixed I drawn at the load and chosen Δv levels. Do a similar argument for the inductor size required.


Now we can better appreciate the following chart which tries to depict all the aspects of oe that power electronics brings together to work on one topic energy conversion: controls, power, parasitic elements, and electronic devices to name a few.



Buck Circuit ?

Inductor volt-second balance:
Buck converter example

Inductor voltage waveform,
previously derived:



Integral of voltage waveform is area of rectangles:

$$\lambda = \int_0^{T_s} v_L(t) dt = (V_g - V)(D T_s) + (-V)(D' T_s)$$



Average voltage is

$$\langle v_L \rangle = \frac{\lambda}{T_s} = D(V_g - V) + D'(-V)$$

Equate to zero and solve for V :

$$0 = DV_g - (D + D')V = DV_g - V \quad \Rightarrow \quad V = DV_g$$

Insertion of low-pass filter to remove switching harmonics and pass only dc component



The principle of inductor volt-second balance: Derivation

Inductor defining relation:

$$v_L(t) = L \frac{di_L(t)}{dt}$$

Integrate over one complete switching period:

$$i_L(T_s) - i_L(0) = \frac{1}{L} \int_0^{T_s} v_L(t) dt$$

In periodic steady state, the net change in inductor current is zero:

$$0 = \int_0^{T_s} v_L(t) dt$$

Hence, the total area (or volt-seconds) under the inductor voltage waveform is zero whenever the converter operates in steady state.
An equivalent form:

$$0 = \frac{1}{T_s} \int_0^{T_s} v_L(t) dt = \langle v_L \rangle$$


The average inductor voltage is zero in steady state.

Handwritten derivation:

$\int v_L dt \stackrel{+ \frac{di}{dt}}{\longrightarrow} m \quad \Rightarrow \quad m = \langle v_L \rangle$

$\int -\frac{di}{dt} dt \stackrel{-m}{\longrightarrow} -m \quad \Rightarrow \quad -m = -\langle v_L \rangle$

The small ripple approximation




In a well-designed converter, the output voltage ripple is small. Hence, the waveforms can be easily determined by ignoring the ripple:


$$|v_{\text{ripple}}| \ll V$$

$$v(t) \approx V$$


Buck converter analysis: inductor current waveform



switch in position 1



switch in position 2



$$\frac{V_g - V_o}{L}$$

$$\frac{DT_{sw}}{D} \rightarrow \Delta i_L$$

$$\frac{D}{f_{sw}}$$

$$\frac{V}{L} \frac{DT_{sw}}{D} \Rightarrow \Delta v$$

$$(10) / f_{sw}$$

empty L_1 of i_L

$$-\frac{V_0}{L} = \frac{di}{dt}$$

fill L_1 with i_L

$$\frac{V_1 - V_0}{L} = \frac{di}{dt}$$






Fig. 1. A simplified schematic of a single-phase buck regulator (a) illustrates its two states of operation. In state one, $S1H$ is closed and $S1L$ is open, so that the input sources energy to the output and L_1 stores energy (b). In state two, $S1L$ is closed and $S1H$ is open, so that L_1 sources energy to the load (c).

Inductor voltage and current waveforms



Determination of inductor current ripple magnitude




$(\text{change in } i_L) = (\text{slope})(\text{length of subinterval})$

$$(2\Delta i_L) = \left(\frac{V_g - V}{L}\right)(DT_s)$$

$$\Rightarrow \Delta i_L = \frac{V_g - V}{2L} DT_s \quad L = \frac{V_g - V}{2\Delta i_L} DT_s$$

Spice HW

Inductor current waveform during turn-on transient



When the converter operates in equilibrium:

$$i_L((n+1)T_s) = i_L(nT_s)$$

$V_{IN} = 4.5V \text{ to } 28V$

Wide Range
 V_{IN}

LTM4600
DC/DC μ Module™
15mm x 15mm x 2.8mm

www.linear.com/micromodule

Complete, Quick & Ready.

$V_{OUT} = 0.6V \text{ to } 5V$
@10A
fixed
 V_0
over
wide range
 I_{out}

Control via
D, duty cycle

Instant 10A Power Supply



How accomplished?

Complete, Quick & Ready.

▼ Features


- 15mm x 15mm x 2.8mm LGA with 15°C/W θ_{JA}
- Pb-Free (e^4), RoHS Compliant
- Only C_{BULK} Required
- Standard and High Voltage:
 - LTM4600EV: $4.5\text{V} \leq V_{\text{IN}} \leq 20\text{V}$
 - LTM4600HVEV: $4.5\text{V} \leq V_{\text{IN}} \leq 28\text{V}$
- $0.6\text{V} \leq V_{\text{OUT}} \leq 5\text{V}$
- I_{OUT} : 10A DC, 14A Peak
- Parallel Two μ Modules for 20A Output



Web notes L4

10

Building-block Approach to Switching Power Supply Design



From the above approach we need to pick a starting point. We will focus next on the output filter design in the remainder of this lecture and in lectures 5 and 6.


E. BASIC TOPOLOGIES OF PASSIVE L-C FILTERS

We will use L-C filters both to remove v_{ac} signals lost to conversion and to avoid kvl and kll law violations from the switching.

1. DC OUTPUT REACTIVE FILTER (L-C). This places a series L between two voltage sources v_{in} and v_{out} . It also removes or reduces the switch signal at f_s and passes only dc if designed properly. Let's look at the two

Part V. Resonant converters


The series resonant converter




How get ∞
buck

Zero voltage
switching

Why Series LC
is Buck



Dc
characteristics



Sw loss $\rightarrow 0$




National Semiconductor WEBENCH® Online Design Environment

Our design and prototyping environment simplifies and expedites the entire design process.


1. Choose a part
2. Create a design
3. Analyze a power supply design
 - Perform electrical simulation
 - Simulate thermal behavior
4. Build it
 - Receive your custom prototype kit 24 hours later

TALK
#1, #2
HW 2.1

webench.national.com



Sawtooth on + of D. A.





- HENCE FOR A PULSED SWITCH SIGNAL THE AVERAGE DC OUTPUT VOLTAGE MAGNITUDE WILL BE VARIED BY THE CHOICE OF D (OR D')
- how does an electrical engineer easily achieve both arbitrary switching frequency f_s and a variable d/d' ratio? that is achieve control from $0 < d < f_s$?

FOR HW#1 - COME UP WITH A SIMPLE CIRCUIT TO GET f_{sw} AND D CONTROL, THEN COMPARE YOURS TO THE FOLLOWING COMPARATOR CIRCUIT SOLUTION.
the comparator looks at two input signals, one dc and one ac.

THE AC WAVE SETS f_{sw} BUT THE DC LEVEL SETS THE DUTY CYCLE

- $V_{in(1)}$: CHOSEN DC REF. VALUE SETS D/D' RATIO
- $V_{in(2)}$: SAWTOOTH WAVE SETS f_s
- $f_{sw} \approx$ SWITCHING FREQUENCY






Fig. 1. A typical voltage-mode PWM circuit uses a control voltage fed to a comparator to modulate the duty cycle of the regulator output stage.

D waveform : $D(t)$






Fig. 2. For fixed-frequency operation, an increase in the control voltage causes an increase in the duty cycle of the output of the Fig. 1 circuit.

Picking C issues


PCMCIA

ESR comparison	Tantalum 2.2 mF, 6.3 V	EDLC 2.2 mF, 4.5 V
ESR, 100 kHz; 25°C	35 mΩ	200 mΩ
Operating temp range	-55°C to +85°C	-20°C to +70°C
Temp range for comparison	-20°C to +70°C	-20°C to +70°C
Variation over temp range	0%	400%
Variation over time	0%	300%

Table 3. ESR performance.



(a)



(b)

Fig. 1. A simplified schematic demonstrates operation of the hysteretic voltage-mode voltage regulator (a) with waveforms (b) depicting ideal operation.

which
is
worse } C_0 introduces $\frac{I}{C} \frac{dt}{D} \sim \Delta V$ Δ-wave
ripple
ESR introduces $D_i R$ - Δ-wave
ripple
ESL introduces $\frac{di(t)}{dt} \approx L$ Δ-wave
ripple

Given
 $i_c(t) \rightarrow$

$$\Delta V = i_c R$$

$$\Delta V = \frac{di_c}{dt} L$$

$$\Delta V_c = \frac{1}{C} \int dt$$

All together {




Fig. 2. A current through the output capacitor (a) produces three separate ripple voltage waveforms—the voltage across the ESR (b), the voltage across the ESL (c) and the voltage across an ideal capacitor with an initial value at the beginning of the high-side Q1 on-time (d). The sum of these three voltages is the composite output voltage ripple (e).


Catch
design
flaws
before
they
burn
you.



2.5 Estimating ripple in converters containing two-pole low-pass filters

Pbm 2.6
requires
this


Buck converter example: Determine output voltage ripple



Linear
small
signal
ripple?
 $\Delta i_L \ll I_{DC}$

Inductor current waveform.

What is the capacitor current?




"L" acts as flywheel blends I_a & I_D

2.5 Estimating ripple in converters containing two-pole low-pass filters

For $I > \Delta i$

Buck converter example: Determine output voltage ripple



$$\frac{dv}{dt} = ?$$


1st approx

2nd approx
What if.

$\Delta i \approx \Delta v_{DC}$
Must analyze
new

Inductor current waveform.


What is the capacitor current?



DCM $\Delta i > I_{DC}$

$$S_{\text{int}} = \Delta t C_a \Delta = \frac{1}{2} BH$$

Estimating capacitor voltage ripple Δv



Current $i_C(t)$ is positive for half of the switching period. This positive current causes the capacitor voltage $v_C(t)$ to increase between its minimum and maximum extrema.
During this time, the total charge q is deposited on the capacitor plates, where


$$q = C(2\Delta v)$$

$$\begin{aligned} &(\text{change in charge}) = \\ &C(\text{change in voltage}) \end{aligned}$$

Key!

? How determine

Estimating capacitor voltage ripple Δv



The total charge q is the area of the triangle, as shown:

$$q = \frac{1}{2} \Delta i_L \frac{T_s}{2}$$

*may
base of Δ*

Eliminate q and solve for Δv :

**Big
Δv**

$$\Delta v = \frac{\Delta i_L T_s}{8 C}$$

**Different
from linear
case**

Note: in practice, capacitor equivalent series resistance (esr) further increases Δv .

$$\frac{1}{j} C \leftarrow \Delta v_c$$
$$\underbrace{j}_{R_{\text{ESR}}} \leftarrow \Delta v (\text{ESR})$$





Fig. 4. Currents in the inductor and tank capacitor (C_{in}) of a step-down converter

C. BUCK-BOOST TOPOLOGY:

Inductor is connected in parallel with C which acts as a polarity reverser. Given $+v_{dc}$ as input in we generate $-v_{dc}$ out for a switch duty cycle of $\frac{1}{2}$. Many analog circuits require both $+$ and $-v_{dc}$ supplies and this is an easy way to do it.



the inductor I again avoids kvl violations by acting as a current source temporarily.


- $v_{out}(\text{MINIMUM}) \text{ IS NOW ZERO}$
- $v_{out} \text{ IS OPPOSITE POLARITY TO } v_{dc} \text{ due to current direction in the inductor that charges the } C.$

$$\bullet \int \frac{V_{dc}}{L} dt = \Delta i_L \Rightarrow i_L \text{ DOES NOT CHANGE}$$

instantaneously so the capacitor charges negatively.

- \bullet FOR BUCK-BOOST EITHER $|V_{out}| > V_{dc}$ OR $|V_{out}| < V_{dc}$ IS POSSIBLE

$\bullet V_{out} / V_{dc} = -D / (1-D)$, non-linear dependence on d will be shown in lectures 5-7



On the following page we show schematically the waveforms for the buck/boost circuit for both the switch on and the switch off. Again the ability to generate voltages above the input voltage comes at the price of expensive solid state switches. With the switch on we need to pass nearly 6 times the average current. With the switch off we need to stand off across the switch $V(in) + V(out)$.


Analysis Design Costing

$$\sum i_{in} = 0$$

$$-i_L - i_C - i_R = 0$$


Solution to Problem 2.1

Analysis and Design of a buck-boost converter



Why choose this way?

a) Inductor voltage waveform



why no V drop

why negative


soft switch balance

$$L(v_L(t)) = D(V_g) + D'(V(t)) \approx DV_g + D'V = 0$$

small
type
approximation

solve for V:

$$V = -\frac{D}{D'} V_g$$




Current node

in (+)
out (-)

$$-I_C - I_L - I_R = 0$$

Capacitor current waveform

Why NO i_C drop



Capacitor charge balance

$$\angle i_C(0) = D \left(-\frac{v(0)}{R} \right) + D' \left(-i(0) - \frac{v(0)}{R} \right)$$

$$\approx D \left(-\frac{V}{R} \right) + D' \left(-\frac{i(0) + V}{R} \right) = 0$$

Solve for I :


$$D'I = -\frac{V}{R} (D + D')$$

$$\Rightarrow I = -\frac{V}{DR} = \frac{D}{(D+V)^2} \frac{V_0}{R}$$


I (inductor)

Check $V_{IN} I_{IN} = ?$

(inductor $i_L(DC)$)



$i_L(t) = ?$



$\frac{1}{L} \frac{di}{dt} = ?$

c) DC design

Given $V_g = 30V$

$V = -20V$

$R = 4\Omega$

$$f_s = 400Hz \Rightarrow T_s = \frac{1}{400Hz} = 25\mu sec$$

(i) Find D and I

We know that $\frac{v}{v_g} = -\frac{1}{1-D}$

$\Rightarrow V(-D) = -D V_g$

$\Rightarrow V = D(V-g)$

$$\Rightarrow D = \frac{V}{V-V_g} = \frac{-20}{-20-30} = 0.4$$

$$I = \frac{D}{(1-D)} \frac{V_g}{R} = \frac{0.4}{(0.6)} \cdot \frac{30V}{4\Omega} = 8.33A$$

equilibrium D
if $V_g \uparrow$
 $D?$
baseline

(ii) Choose L such that Δi is 10% of $I \Rightarrow 0.833A$



$$2\Delta i = \frac{V_g}{L} D T_s \Rightarrow L = \frac{V_g D T_s}{2\Delta i}$$


$$= \frac{(30V)(0.4)(25\mu sec)}{2(0.833A)} \quad \Delta i \equiv 2\Delta I_s$$

$$= 180\mu H$$

could be
bigger but?

Any problem with
 $|I_{ac}|$?

(iii) Choose C such that $\Delta V = 0.1 \text{ Volt}$




$V_{out} \approx \text{spec}$
Any problem?

Solve for C :

$$C = \frac{-VDT_1}{2\pi f R} = \frac{(-2.0V)(0.4)(25\mu\text{s})}{2(0.1V)(4\Omega)} = 250\mu\text{F}$$

Note: in practice, capacitor equivalent series resistance (R_{eq}) would contribute to ΔV , and would require use of a larger capacitance to achieve $\Delta V = 0.1 \text{ V}$.

} HW
Ch 3



} input
 i from
 V_g

$i_g = i_L$ during T_1 , and $i_g = 0$ during T_2 etc.

EMC Problem
for V_g ? Why zero?


*choice
smaller w/ cheaper
consequences?*

Increasing a_1 to 50% of T increases the peak transistor current from 9.67A to 12.5A.

a) Diode current ($i_d(t)$)

$$i_d(t) = \begin{cases} 0 & \text{during } OT+LDT_3 \\ i(t) & \text{during } OT+LDT_2 \end{cases}$$


} secondary b



Increasing a_1 also increases the peak diode current.

End of Problem 2.1

EMC Problem for V_{out} ?

TYPE OF CONVERTER**CIRCUIT CONFIGURATION****Buck - Boost (Step Down/Up)****IDEAL TRANSFER FUNCTION**

$$\frac{V_0}{V_{IN}} = -\left(\frac{t_{on}}{T_S \cdot t_{on}}\right) = -\left(\frac{D}{1-D}\right)$$

inverting

PEAK DRAIN CURRENT

$$I_{DMAX} = I_{RL} \left(\frac{1}{1-D} \right) + \frac{\Delta I_{L1}}{2}$$

PEAK DRAIN VOLTAGE


$$V_{DS} = V_{IN} + V_0 + V_D$$

AVERAGE DIODE CURRENTS

$$I_{CR1} = I_{RL}$$

DIODE VOLTAGES (VRM)

$$V_{RM} = V_O + V_{IN}$$

VOLTAGE AND CURRENT WAVEFORMS**ADVANTAGES****DISADVANTAGES**


Voltage inversion without using a transformer, simple, high frequency operation.

No isolation between input and output. Only one output is possible. Regulator loop hard to stabilize. High-side switch drive required. High output ripple. High input ripple current.

TYPICAL APPLICATIONS

Inverse output voltages.

APPLICABLE HARRIS PRODUCTS

**TYPE OF
CONVERTER****CIRCUIT
CONFIGURATION****IDEAL
TRANSFER
FUNCTION****PEAK
DRAIN CURRENT****PEAK
DRAIN VOLTAGE****AVERAGE
DIODE CURRENTS****Buck - Boost (Step Down/Up)**

$$\frac{V_O}{V_{IN}} = -\left(\frac{t_{on}}{T_S - t_{on}}\right) = -\left(\frac{D}{1-D}\right)$$


$$I_{DMAX} = I_{RL} \left(\frac{1}{1-D} \right) + \frac{\Delta I_{L1}}{2}$$

$$V_{DS} = V_{IN} + V_O + V_D$$

$$I_{CR1} = I_{RL}$$

**DIODE
VOLTAGES (VRM)**

$$V_{RM} = V_O + V_{IN}$$



**VOLTAGE
AND CURRENT
WAVEFORMS****ADVANTAGES****DISADVANTAGES****TYPICAL
APPLICATIONS****APPLICABLE
HARRIS PRODUCTS**

Voltage inversion without using a transformer, simple, high frequency operation.

No isolation between input and output. Only one output is possible. Regulator loop hard to stabilize. High-side switch drive required. High output ripple. High input ripple current.

Inverse output voltages.

SPICE Large Δv_L ripple



In preparation for your midterm exam, look at the attached schematic on pg. 8 of a flyback converter slowly - don't panic. try to find only the essential power electronics portions.


- (1) Identify the crude dc generation in the upper left driven by 120 ac mains. this CRUDE DC IS DRIVEN BY THE SWITCH #1 INTO THE TRANSFORMER PRIMARY.
- (2) On the right side of the schematic notice the three secondaries of the transformers with the three dc outputs: 5, 12, and 30 v.
- (3) Find the cmos transistor Q1 (middle) which is the switching transistor. From the gate of this cmos switch the gate control circuitry may also be found.

We will spend the rest of the semester detailing how such circuits work.

Talk #1
#2

Green FPS for quasi-resonant switching converter


why




Only Fairchild offers complete SMPS solutions—including optically isolated error amps, PFC controllers, SuperFET™ MOSFETs, bridge rectifiers, diodes, online tools—even Global Power Resource Design Centers to accelerate your AC/DC designs.

Part V. Resonant converters

19. Resonant conversion
20. Soft switching





$$R = \rho \times \frac{l}{b \times h}$$


$$b = l$$

$$R = 0.484 \text{ m}\Omega \approx 0.5 \text{ m}\Omega$$


$$R = \frac{\rho}{h} = \frac{1.72 \times 10^{-8} \times \text{m}\Omega}{1.4 \text{ mil}}$$

Fig. 5. The resistance of one square of 1-oz copper is approximately $0.5 \text{ m}\Omega$.

LM3671 Typical application circuit



LM3671 Efficiency vs. load current



Ch3





Fig. 4. Ripple current for the input capacitors reaches a worst case of $I_{\text{out}}/2 = 0.5$ when the variable input voltage equals twice the fixed output voltage.



► 97% efficient, 300-mA step-down converter in SOT-23

Applications

- All 1-cell Li-Ion, 3-cell alkaline/NiMH operated products
- Cell phone, PDA, pocket PC
- Portable media player, digital camera
- OMAP™ processor and DSP power supply

Features

- Efficiency: up to 97%
- Output current: 300 mA (max)
- Quiescent current: 15 µA (typ)
- Input voltage: 2.5 V to 6.0 V
- Package: 5-lead SOT-23
- Pricing starts at \$1.50 in quantities of 1,000

The principle of capacitor charge balance: Derivation

Capacitor defining relation:

$$i_c(t) = C \frac{dv_c(t)}{dt}$$

Integrate over one complete switching period:

$$v_c(T_s) - v_c(0) = \frac{1}{C} \int_0^{T_s} i_c(t) dt$$

In periodic steady state, the net change in capacitor voltage is zero:

$$0 = \frac{1}{T_s} \int_0^{T_s} i_c(t) dt = \langle i_c \rangle$$

Hence, the total area (or charge) under the capacitor current waveform is zero whenever the converter operates in steady state. The average capacitor current is then zero.

Inductor voltage and current


Subinterval 1: switch in position 1

Inductor voltage

$$v_L = V_s - v(t)$$

Small ripple approximation:

$$v_L \approx V_s - V$$



Knowing the inductor voltage, we can now find the inductor current via

$$v_L(t) = L \frac{di_L(t)}{dt}$$

Solve for the slope:

$$\frac{di_L(t)}{dt} = \frac{v_L(t)}{L} = \frac{V_s - V}{L}$$

⇒ The inductor current changes with an essentially constant slope




Inductor voltage and current Subinterval 2: switch in position 2

Inductor voltage

$$v_L(t) = -v(t)$$

Small ripple approximation:

$$v_L(t) \approx -V$$




Knowing the inductor voltage, we can again find the inductor current via

$$v_L(t) = L \frac{di_L(t)}{dt}$$

Solve for the slope:

$$\frac{di_L(t)}{dt} \approx -\frac{V}{L}$$

⇒ The inductor current changes with an essentially constant slope



We will cover output filters in lecture 4 and pulse width control in lectures 5-7 for the three circuit topologies:buck, boost and buck-boost.

Before we venture into details we can learn a lot by a black box overview. Specifically, from the output power requirements we can work backwards to the input power required. This input power will be driven by the nominal input voltage allowing us to ascertain:

- Average input current regardless of circuit topology which has 10- 25 possibilities
- After the circuit topology is chosen we can then determine the peak currents in the input of the switch mode. These peak currents will vary by factors of 1.5 to 6 as shown below on the next page.

Diode loss dominates

In the circuit topology we have two general methods.

1. Pulsewidth modulated(PWM) converters

Employed in portable equipment or where high power flows demands the highest efficiency power conversion of about 90 %

) 562

2. Resonant switched converters

Utilized to achieve smaller size supplies and still avoid the electronic noise generated by PWM converters.


) 563
564

SWITCHES Driven between cutoff and saturation lose only 1% of the transmitted power.. To better appreciate the whole of power electronics design before we begin the detailed study of each individual subtopic we show on the next page a functional block diagram including:

- Input rectifiers and RFI filters as well as output and input filters
- Power switches and Controller Chip with associated feedback
- Specialized circuits for start-up of a PWM supply
- Protection circuits for the switches and the loads
- Note the use of an isolation transformer operating at the switch frequency and not the mains frequency

High power
no loss
High
loss
dominates

Looking ahead




Talk #1 Chip Choices
Talk #2 Details


V_{dc} = const E_{av} & const

Inductor voltage and capacitor current waveforms

Fig 2.15
Pg 23



Key to
V-sec
balance
is?



Key to i-sec
balance is?


BUCK

$$V_o \equiv D V_g$$

2.2. Inductor volt-second balance, capacitor charge balance, and the small ripple approximation


Actual output voltage waveform, buck converter


Buck converter
containing practical
low-pass filter



Actual output voltage
waveform


$$v(t) = V + v_{\text{ripple}}(t)$$





D. DUTY CYCLE CONTROL ON SWITCHING SIGNAL TO VARY V(OUT)

Although we fix f_{sw} and hence the cycle duration T_s , the on/off durations of the switch within the cycle are fully controllable from zero on time to a maximum of T_s . Variation of D will vary $V_{(out)}$



assuming that only the control circuitry contains the switch we divide t_s into 2 periods that vary in a complementary fashion

$$t_{on} = DT_s, t_{off} = D'T_s \text{ and } (D + D')T_s = T_s$$

That is $D + D' = 1$ when there are no dead periods.