

# ECE 562

Week 2 Lecture 2

## Week 2 Lecture 2 Summary

- Section notes
  - Slides 3-7 – Converter applications
  - Slides 8-18 – Improving waveforms
  - Slides 19-21 – Commercial apps and
  - Slides 22-32 – Resonant converters
  - Slides 34-53 – Ripple characteristics and calculations
  - Slides 54-61- Circuit topology and losses

## LECTURE 4

### Introduction to Power Electronics Circuit Topologies: The Big Three

#### I. POWER ELECTRONICS CIRCUIT TOPOLOGIES

##### A. OVERVIEW

##### B. BUCK TOPOLOGY

##### C. BOOST CIRCUIT

##### D. BUCK - BOOST TOPOLOGY

##### E. COMPARISON OF THE BIG THREE

#### II. TOPOLOGY OF L-C OUTPUT FILTERS

##### A. C ALWAYS Located ACROSS $V_{out}$

##### B. L LOCATED BETWEEN CRUDE UNFILTERED $V_{dc}$ AND STABILIZED $V_{out}$

##### 1. BUCK

##### 2. BOOST

##### 3. BUCK-BOOST

##### 4. LOW RIPPLE APPROXIMATION FOR OUTPUT SIGNALS AT $f_{sw}$

##### a) INDUCTOR RIPPLE:

$$\Delta I = \frac{V}{L} dt(\text{switch})$$

##### b) CAPACITOR RIPPLE:

$$\Delta V = \frac{1}{C} dt(\text{switch})$$

$$dt(\text{switch}) = (\text{Duty cycle}) * T_s (\text{period of } f_{sw})$$

last time

HW 2.1

1980s



1970s



1960s



2008 S.O.C.

2007




1990s



2008 SOG



Talk #2




562 Notes  
ON Web  
CSU 562

## TWO MAJOR APPLICATIONS OF POWER ELECTRONICS: INDUSTRIAL ELECTRONICS

### A. Overview

POWER ELECTRONICS USES NEW SWITCHING CIRCUIT TOPOLOGIES TO MAKE SMALLER, LOWER WEIGHT AND HIGHER EFFICIENCY POWER SUPPLIES. These supplies for the first time are available at variable frequencies need for applications in motor drive and in lighting which together constitute over 75% of electricity use.



Clearly, we have different applications that place specific requirements on the solid state switches. Only as advances in solid state switches occurred could these new applications become cost effective. Switch technology is an enabling one for new applications. Two issues are enabling: electrical performance and cost.

### B. Improved Motor Control


## Objectives of this chapter

- Develop techniques for easily determining output voltage of an arbitrary converter circuit
- Derive the principles of *inductor volt-second balance* and *capacitor charge (amp-second) balance*
- Introduce the key *small ripple approximation*
- Develop simple methods for selecting filter element values
- Illustrate via examples

**HW#1: Thinking question #2**

Give some general trends for the small ripple approximation in a simple L-C output filter for increasing switch frequency  $f_{sw}$  (i.e. smaller  $t_s$ ). Show that a smaller "C" is allowed for fixed I drawn at the load and chosen  $\Delta v$  levels. Do a similar argument for the inductor size required

Now we can better appreciate the following chart which tries to depict all the aspects of ee that power electronics brings together to work on one topic energy conversion: controls, power, parasitic elements, and electronic devices to name a few.






# Buck circuit ?

## Inductor volt-second balance: Buck converter example

Inductor voltage waveform,  
previously derived:



Integral of voltage waveform is area of rectangles:

$$\lambda = \int_0^{T_s} v_L(t) dt = (V_g - V)(DT_s) + (-V)(D'T_s)$$


Average voltage is

$$\langle v_L \rangle = \frac{\lambda}{T_s} = D(V_g - V) + D'(-V)$$


Equate to zero and solve for  $V$ :

$$0 = DV_g - (D + D')V = DV_g - V \quad \Rightarrow \quad V = DV_g$$

## Insertion of low-pass filter to remove switching harmonics and pass only dc component



$$v \approx \langle v_s \rangle = DV_g$$



## The principle of inductor volt-second balance: Derivation

---

Inductor defining relation:

$$v_L(t) = L \frac{di_L(t)}{dt}$$

Integrate over one complete switching period:

$$i_L(T_s) - i_L(0) = \frac{1}{L} \int_0^{T_s} v_L(t) dt$$

In periodic steady state, the net change in inductor current is zero:


$$0 = \int_0^{T_s} v_L(t) dt$$

Hence, the total area (or volt-seconds) under the inductor voltage waveform is zero whenever the converter operates in steady state.

An equivalent form:


$$0 = \frac{1}{T_s} \int_0^{T_s} v_L(t) dt = \langle v_L \rangle$$

The average inductor voltage is zero in steady state.



## The small ripple approximation

$$v(t) = V + v_{\text{ripple}}(t)$$




In a well-designed converter, the output voltage ripple is small. Hence, the waveforms can be easily determined by ignoring the ripple:

$$\|v_{\text{ripple}}\| \ll V$$



$$v(t) \approx V$$

# Buck converter analysis: inductor current waveform



switch in position 1

switch in position 2




$$\frac{V_g - V_o}{L} \frac{DT_{sw}}{f_{sw}} \rightarrow \Delta i \uparrow \quad \frac{V}{L} \frac{D'T_{sw}}{f_{sw}} \Rightarrow \Delta i \downarrow$$

empty  $L_1$  of  $i_L$

$$-\frac{V_0}{L} = \frac{di}{dt}$$


fill  $L_1$  with  $i_L$

$$\frac{V_1 - V_0}{L} = \frac{di}{dt}$$




**Fig. 1.** A simplified schematic of a single-phase buck regulator (a) illustrates its two states of operation. In state one,  $S_{1H}$  is closed and  $S_{1L}$  is open, so that the input sources energy to the output and  $L_1$  stores energy (b). In state two,  $S_{1L}$  is closed and  $S_{1H}$  is open, so that  $L_1$  sources energy to the load (c).

# Inductor voltage and current waveforms



## Determination of inductor current ripple magnitude



(change in  $i_L$ ) = (slope)(length of subinterval)

$$(2\Delta i_L) = \left( \frac{V_g - V}{L} \right) (DT_s)$$


$$\Rightarrow \Delta i_L = \frac{V_g - V}{2L} DT_s$$

$$L = \frac{V_g - V}{2\Delta i_L} DT_s$$



# Spice HW

## Inductor current waveform during turn-on transient



When the converter operates in equilibrium:

$$i_L((n+1)T_s) = i_L(nT_s)$$

$V_{IN} = 4.5V \text{ to } 28V$

↑  
Wide Range  
 $V_{IN}$



$V_{OUT} = 0.6V \text{ to } 5V$   
@10A

fixed  
 $V_O$   
over  
wide range  
 $I_{out}$

[www.linear.com/micromodule](http://www.linear.com/micromodule)

Complete, Quick & Ready.

Control via  
D, duty cycle


# Instant 10A Power Supply




How accomplished?

Complete, Quick & Ready.

## ▼ Features

- 15mm x 15mm x 2.8mm LGA with  $15^{\circ}\text{C}/\text{W } \theta_{JA}$
- Pb-Free (e<sup>4</sup>), RoHS Compliant
- Only C<sub>BULK</sub> Required
- Standard and High Voltage:  
LTM4600EV:  $4.5\text{V} \leq V_{IN} \leq 20\text{V}$   
LTM4600HVEV:  $4.5\text{V} \leq V_{IN} \leq 28\text{V}$
- $0.6\text{V} \leq V_{OUT} \leq 5\text{V}$
- $I_{OUT}$ : 10A DC, 14A Peak
- Parallel Two  $\mu$ Modules for   
20A Output

## Building-block Approach to Switching Power Supply Design



From the above approach we need to pick a starting point. We will focus next of the output filter design in the remainder of this lecture and in lectures 5 and 6.


### E. BASIC TOPOLOGIES OF PASSIVE L-C FILTERS

We will use L-C filters both to remove  $v_{ac}$  signals lost to conversion and to avoid kvl and kil law violations from the switching.

1. DC OUTPUT REACTIVE FILTER (L-C). This places a series L between two voltages sources  $v_{in}$  and  $v_{out}$ . It also removes or reduces the switch signal at  $f_s$  and passes only dc if designed properly. lets look at the two

# Part V. Resonant converters



The series resonant converter



How get a buck

Why Series LC is Buck

Zero voltage switching



Sw loss  $\rightarrow 0$

Dc characteristics



VPD3 Load Transient Sim 18	VPD3 Load Transient Sim 18
0.25	2.2
0.5	2.1
0.75	2.0
1.0	1.9
1.25	1.8
1.5	1.7
1.75	1.6
2.0	1.5
2.25	1.4
2.5	1.3
2.75	1.2
3.0	1.1
3.25	1.0
3.5	0.9
3.75	0.8
4.0	0.7
4.25	0.6
4.5	0.5
4.75	0.4
5.0	0.3
5.25	0.2
5.5	0.1


# National Semiconductor WEBENCH® Online Design Environment

Our design and prototyping environment simplifies and expedites the entire design process.

1. Choose a part
2. Create a design
3. Analyze a power supply design
  - Perform electrical simulation
  - Simulate thermal behavior
4. Build it
  - Receive your custom prototype kit 24 hours later

Talk  
#1, #2  
HW 2.1

[webench.national.com](http://webench.national.com)







# Sawtooth on (+) of D. A.

Sawtooth Ramp



DC error Voltage



effect on below?





•HENCE FOR A PULSED SWITCH SIGNAL THE AVERAGE DC OUTPUT VOLTAGE MAGNITUDE WILL BE VARIED BY THE CHOICE OF D (OR D')

•how does an electrical engineer easily achieve both arbitrary switching frequency  $f_s$  and a variable d/d' ratio? that is achieve control from  $0 < d < 1$ ?

**FOR HW#1** - COME UP WITH A SIMPLE CIRCUIT TO GET  $f_{sw}$  AND D CONTROL, THEN COMPARE YOURS TO THE FOLLOWING COMPARATOR CIRCUIT SOLUTION. the comparator looks at two input signals, one dc and one ac.

THE AC WAVE SETS  $f_{sw}$  BUT THE DC LEVEL SETS THE DUTY CYCLE

- $V_{ref}(1)$ : CHOSEN DC REF. VALUE SETS D/D' RATIO
- $V_{ref}(2)$ : SAWTOOTH WAVE SETS  $f_s$
- $f_{sw}$  = SWITCHING FREQUENCY



COMPARATOR




Fig. 1. A typical voltage-mode PWM circuit uses a control voltage fed to a comparator to modulate the duty cycle of the regulator output stage.

D waveform:  $D(t)$





Fig. 2. For fixed-frequency operation, an increase in the control voltage causes an increase in the duty cycle of the output of the Fig. 1 circuit.

# Picking C issues


PCMCIA

ESR comparison	Tantalum 2.2 mF, 6.3 V	EDLC 2.2 mF, 4.5 V
ESR, 100 kHz; 25°C	35 mΩ	200 mΩ
Operating temp range	-55°C to +85°C	-20°C to +70°C
Temp range for comparison	-20°C to +70°C	-20°C to +70°C
Variation over temp range	0%	400%
Variation over time	0%	300%

Table 3. ESR performance.



(a)



(b)

Fig. 1. A simplified schematic demonstrates operation of the hysteretic voltage-mode voltage regulator (a) with waveforms (b) depicting ideal operation.

which is worse {
   
 $C_0$  introduces  $\frac{I}{C} \frac{dt}{dt} \sim \Delta V$   $\Delta$  wave ripple
   
 $ESR$  introduces  $\Delta i_c R$  -  $\Delta$  wave ripple
   
 $ESL$  introduces  $\frac{\partial i_c(t)}{\partial t} \neq 0$  -  $\square$ -wave ripple

Given  $i_c(t) \rightarrow$

$$\Delta V = i_c R_{ESR} C$$

$$\Delta V = \frac{di}{dt} L$$

$$\Delta V_c = \frac{I}{C} dt$$

All together }




Fig. 2. A current through the output capacitor (a) produces three separate ripple voltage waveforms—the voltage across the ESR (b), the voltage across the ESL (c) and the voltage across an ideal capacitor with an initial value at the beginning of the high-side Q1 on-time (d). The sum of these three voltages is the composite output voltage ripple (e).




Catch  
design  
flaws  
before  
they  
burn  
you.



## 2.5 Estimating ripple in converters containing two-pole low-pass filters

Pbm 2.6  
requires  
this


Buck converter example: Determine output voltage ripple



Linear  
small  
signal  
ripple?  
 $\Delta i_L \ll I_{DC}$

Inductor current  
waveform.

What is the  
capacitor current?



"L" acts  
as flywheel  
blends  
 $I_a \& I_o$




Page 32 text

$\Delta i \sim I$   
CASE

## 2.5 Estimating ripple in converters containing two-pole low-pass filters

For  $I > \Delta i$

Buck converter example: Determine output voltage ripple




$\frac{dV}{dt} = ?$   
1st approx

2nd approx  
What if.  
 $\Delta i \approx \Delta v$   
Must analyze  
New

Inductor current waveform.


What is the capacitor current?



DCM  $\Delta i > I_{DC}$

$$\int i dt = \Delta rca \Delta = \frac{1}{2} BH$$

## Estimating capacitor voltage ripple $\Delta v$




Current  $i_C(t)$  is positive for half of the switching period. This positive current causes the capacitor voltage  $v_C(t)$  to increase between its minimum and maximum extrema. During this time, the total charge  $q$  is deposited on the capacitor plates, where

$$q = C(2\Delta v)$$

(change in charge) =  
C (change in voltage)

? How determine

# Estimating capacitor voltage ripple $\Delta v$



The total charge  $q$  is the area of the triangle, as shown:

$$q = \frac{1}{2} \Delta i_L \left( \frac{T_s}{2} \right)$$

*base of  $\Delta$*

Eliminate  $q$  and solve for  $\Delta v$ :

**Big  $\Delta v$**

$$\Delta v = \frac{\Delta i_L T_s}{8 C}$$

**Different from linear case**

Note: in practice, capacitor equivalent series resistance (esr) further increases  $\Delta v$ .

$$\frac{1}{C} \leftarrow \Delta v_C$$

$$\frac{1}{R_{ESR}} \leftarrow \Delta v (ESR)$$





Fig. 4. Currents in the inductor and tank capacitor ( $C_{in}$ ) of a step-down converter

Web my notes

### C. BUCK-BOOST TOPOLOGY:

Inductor is connected in parallel with C which acts as a polarity reverser. Given  $+V_{dc}$  as input in we generate  $-V_{dc}$  out for a switch duty cycle of  $1/2$ . Many analog circuits require both  $+ and - V_{dc}$  supplies and this is an easy way to do it.



the inductor I again avoids kvl violations by acting as a current source temporarily.


- $V_{out}$  (MINIMUM) IS NOW ZERO
- $V_{out}$  IS OPPOSITE POLARITY TO  $V_{dc}$  due to current direction in the inductor that charges the c.

•  $\int \frac{V_{dc}}{L} dt = \Delta i_L \Rightarrow i_L$  DOES NOT CHANGE

instantaneously so the capacitor charges negatively.

- FOR BUCK-BOOST EITHER  $|V_{out}| > V_{dc}$  OR  $|V_{out}| < V_{dc}$  IS POSSIBLE

- $V_{out} / V_{in} = -D / (1-D)$  non-linear dependence on d will be shown in lectures 5-7




On the following page we show schematically the waveforms for the buck/boost circuit for both the switch on and the switch off. Again the ability to generate voltages above the input voltage comes at the price of expensive solid state switches. With the switch on we need to pass nearly 6 times the average current. With the switch off we need to stand off across the switch  $V(in) + V(out)$ .

# Analysis Design Costing

Solution to Problem 2.1

Analysis and Design of a buck-boost converter




$$\sum i_{in} = 0$$

$$-i_L - i_C - i_R = 0$$

Why choose this way?

a) Inductor voltage waveform



Why no V loop

Why negative

off-normal balance



$$\langle v_L(t) \rangle = D \langle V_g \rangle + D' \langle -V_g \rangle \approx D V_g + D' (-V_g) = 0$$

small angle approximation

solve for V:


$$V = -\frac{D}{D'} V_g$$

Current node



$$-I_C - I_L - I_R = 0$$

Capacitor current waveform



Capacitor charge balance

$$\langle i_c(t) \rangle = D \left( -\frac{V(t)}{R} \right) + D' \left( -\frac{V(t) - V(t_0)}{R} \right)$$



$$= D \left( -\frac{V}{R} \right) + D' \left( -\frac{V}{R} \right) = 0$$

Solve for I:

$$D I = \frac{-V}{R} (D + D')$$

$$\Rightarrow I = -\frac{V}{D R} = \frac{D}{(D)^2} \frac{V_0}{R}$$

(inductor  $i_L(DC)$ )



$$i_L(t) = ?$$

$$\uparrow \frac{1}{2} \rightarrow ?$$

$$\frac{1}{4}$$

check  $V_{IN} I_{IN} = ?$

I (inductor)



c) DC design

Given  $V_g = 30V$

$V = -20V$

$R = 4\Omega$

$f_s = 100kHz \Rightarrow T_s = \frac{1}{100kHz} = 25\mu sec$

(i) Find D and I

we know that  $\frac{V}{V_g} = -\frac{D}{1-D}$

$\Rightarrow V(1-D) = -DV_g$


$\Rightarrow V = D(V - V_g)$

$\Rightarrow D = \frac{V}{V - V_g} = \frac{-20}{-20 - 30} = 0.4$

$I = \frac{D}{(1-D)^2} \frac{V_g}{R} = \frac{0.4}{(0.6)^2} \frac{30V}{4\Omega} = 8.33A$

equilibrium D if  $V_g \uparrow$  D? baseline

(ii) Choose L such that  $\Delta i$  is  $10\%$  of  $I = 0.833A$



$2\Delta i = \frac{V_g D T_s}{L} \Rightarrow L = \frac{V_g D T_s}{2\Delta i}$   
 $= \frac{(30V)(0.4)(25\mu sec)}{2(0.0833A)}$   
 $= 180\mu H$

Small ripple  
 $\frac{e dt}{L} = di$   
 $di \approx 2\Delta i$   
 could be bigger but?

Any problem with  $|I_{ac}|$ ?






Choice  
Smaller & cheaper  
consequence?

Increasing  $\alpha_1$  to 50% of  $T$  increases the peak transistor current from 9.167A to 12.5A.

b) Diode current  $i_D(t)$

$$i_D(t) = \begin{cases} 0 & \text{during } 0 \leq t < DT_s \\ i(t) & \text{during } DT_s \leq t < T_s \end{cases}$$



secondary  $i$

Any pbm  
|I<sub>peak</sub>|?

Increasing  $\alpha_1$  also increases the peak diode current.


End of Problem 2.1

EMC Problem for  $V_{out}$ ?

## TYPE OF CONVERTER

Buck - Boost (Step Down/Up)

## CIRCUIT CONFIGURATION



## IDEAL TRANSFER FUNCTION

$$\frac{V_O}{V_{IN}} = - \left( \frac{t_{on}}{T_S - t_{on}} \right) = - \left( \frac{D}{1-D} \right)$$

*inverting*

## PEAK DRAIN CURRENT

$$I_{DMAX} = I_{RL} \left( \frac{1}{1-D} \right) + \frac{\Delta I_L}{2}$$

## PEAK DRAIN VOLTAGE

$$V_{DS} = V_{IN} + V_O + V_D$$


## AVERAGE DIODE CURRENTS

$$I_{CR1} = I_{RL}$$

## DIODE VOLTAGES (VRM)

$$V_{RM} = V_O + V_{IN}$$

## VOLTAGE AND CURRENT WAVEFORMS



## ADVANTAGES

## DISADVANTAGES

## TYPICAL APPLICATIONS

## APPLICABLE HARRIS PRODUCTS

Voltage inversion without using a transformer, simple, high frequency operation.


No isolation between input and output. Only one output is possible. Regulator loop hard to stabilize. High-side switch drive required. High output ripple. High input ripple current.

Inverse output voltages.

## TYPE OF CONVERTER

## CIRCUIT CONFIGURATION

### Buck - Boost (Step Down/Up)



## IDEAL TRANSFER FUNCTION

$$\frac{V_O}{V_{IN}} = - \left( \frac{t_{on}}{T_S - t_{on}} \right) = - \left( \frac{D}{1-D} \right)$$

## PEAK DRAIN CURRENT

$$I_{D_{MAX}} = I_{RL} \left( \frac{1}{1-D} \right) + \frac{\Delta I_L}{2}$$

## PEAK DRAIN VOLTAGE

$$V_{DS} = V_{IN} + V_O + V_D$$


## AVERAGE DIODE CURRENTS

$$I_{CR1} = I_{RL}$$

## DIODE VOLTAGES (VRM)

$$V_{RM} = V_O + V_{IN}$$

## VOLTAGE AND CURRENT WAVEFORMS



## ADVANTAGES

Voltage inversion without using a transformer, simple, high frequency operation.

## DISADVANTAGES



No isolation between input and output. Only one output is possible. Regulator loop hard to stabilize. High-side switch drive required. High output ripple. High input ripple current.

## TYPICAL APPLICATIONS

Inverse output voltages.

## APPLICABLE HARRIS PRODUCTS

# SPICE Large $\Delta i_L$ ripple



DCM  
 $i_L \rightarrow 0$

the buck/boost regulator topology.

?


In preparation for your midterm exam, look at the attached schematic on pg. 8 of a flyback converter slowly - don't panic. try to find only the essential power electronics portions.

- (1) Identify the crude dc generation in the upper left driven by 120 ac mains. this CRUDE DC IS DRIVEN BY THE SWITCH #1 INTO THE TRANSFORMER PRIMARY.
- (2) On the right side of the schematic notice the three secondaries of the transformers with the three dc outputs: 5, 12, and 30 v.
- (3) Find the cmos transistor Q1 (middle) which is the switching transistor. From the gate of this cmos switch the gate control circuitry may also be found.

We will spend the rest of the semester detailing how such circuits work.

Talk #1  
#2

## Green FPS for quasi-resonant switching converter



**Only Fairchild offers complete SMPS solutions—including optically isolated error amps, PFC controllers, SuperFET™ MOSFETs, bridge rectifiers, diodes, online tools—even Global Power Resource Design Centers to accelerate your AC/DC designs.**

## Part V. Resonant converters

---

- 19. Resonant conversion
- 20. Soft switching



BOOK

$V_D$


$$\frac{V_{gs}}{V_{gs}} = \left( \frac{I_{DQ}}{I_{DQ}} \right) - D$$

$$I_{DQ} = I_{DQ} - I_{DQ}$$

$$V_{DS} = V_{DD}$$

$$I_{DQ} = I_{DQ} \times (1 - D)$$

$$V_{gs} = V_{gs}$$




gate  
 $V_{DS}$   
 $I_D$   
 $I_L$   
 $V_D$

Understanding Basic Power Systems in Electronic Power Supplies

1754880	1754888
1754890	1754898
1754900	1754908





$$R = \rho \times \frac{l}{b \times h}$$


$$b = l$$

$$R = 0.484 \text{ m}\Omega \approx 0.5 \text{ m}\Omega$$

$$R = \frac{\rho}{h} = \frac{1.72 \times 10^{-8} \times \text{m}\Omega}{1.4 \text{ mil}}$$

**Fig. 5.** The resistance of one square of 1-oz copper is approximately 0.5 mΩ.

### LM3671 Typical application circuit




3 ex compon

high ceramic caps

$f_{sw} = 2 \text{ MHz}$

### LM3671 Efficiency vs. load current



Ch3





Fig.4. Ripple current for the input capacitors reaches a worst case of  $I_{OUT}/2 = 0.5$  when the variable input voltage equals twice the fixed output voltage.



► **97% efficient, 300-mA step-down converter in SOT-23**

**Applications**

- All 1-cell Li-Ion, 3-cell alkaline/NiMH operated products
- Cell phone, PDA, pocket PC
- Portable media player, digital camera
- OMAP™ processor and DSP power supply

**Features**

- Efficiency: up to 97%
- Output current: 300 mA (max)
- Quiescent current: 15  $\mu$ A (typ)
- Input voltage: 2.5 V to 6.0 V
- Package: 5-lead SOT-23
- Pricing starts at \$1.50 in quantities of 1,000

## The principle of capacitor charge balance: Derivation

Capacitor defining relation:

$$i_c(t) = C \frac{dv_c(t)}{dt}$$

Integrate over one complete switching period:

$$v_c(T_s) - v_c(0) = \frac{1}{C} \int_0^{T_s} i_c(t) dt$$

In periodic steady state, the net change in capacitor voltage is zero:

$$0 = \frac{1}{T_s} \int_0^{T_s} i_c(t) dt = \langle i_c \rangle$$

*Hence, the total area (or charge) under the capacitor current waveform is zero whenever the converter operates in steady state. The average capacitor current is then zero.*

## Inductor voltage and current


### Subinterval 1: switch in position 1

Inductor voltage

$$v_L = V_g - v(t)$$

Small ripple approximation:

$$v_L \approx V_g - V$$



Knowing the inductor voltage, we can now find the inductor current via

$$v_L(t) = L \frac{di_L(t)}{dt}$$

Solve for the slope:

$$\frac{di_L(t)}{dt} = \frac{v_L(t)}{L} = \frac{V_g - V}{L}$$

⇒ The inductor current changes with an essentially constant slope



## Inductor voltage and current


### Subinterval 2: switch in position 2

Inductor voltage

$$v_L(t) = -v(t)$$

Small ripple approximation:

$$v_L(t) = -V$$



Knowing the inductor voltage, we can again find the inductor current via

$$v_L(t) = L \frac{di_L(t)}{dt}$$

Solve for the slope:

$$\frac{di_L(t)}{dt} = -\frac{V}{L}$$

⇒ The inductor current changes with an essentially constant slope



We will cover output filters in lecture 4 and pulse width control in lectures 5-7 for the three circuit topologies: buck, boost and buck-boost.

Before we venture into details we can learn a lot by a black box overview. Specifically, from the output power requirements we can work backwards to the input power required. This input power will be driven by the nominal input voltage allowing us to ascertain:

- Average input current regardless of circuit topology which has 10-25 possibilities
- After the circuit topology is chosen we can then determine the peak currents in the input of the switch mode. These peak currents will vary by factors of 1.5 to 6 as shown below on the next page.



## Diode loss dominates

In the circuit topology we have two general methods.

### 1. Pulsewidth modulated(PWM) converters

Employed in portable equipment or where high power flows demands the highest efficiency power conversion of about 90 %

562

### 2. Resonant switched converters

Utilized to achieve smaller size supplies and still avoid the electronic noise generated by PWM converters.


563  
564

SWITCHES Driven between cutoff and saturation lose only 1% of the transmitted power.. To better appreciate the whole of power electronics design before we begin the detailed study of each individual subtopic we show on the next page a functional block diagram including:

- Input rectifiers and RFI filters as well as output and input filters
- Power switches and Controller Chip with associated feedback
- Specialized circuits for start-up of a PWM supply
- Protection circuits for the switches and the loads
- Note the use of an isolation transformer operating at the switch frequency and not the mains frequency

High  
Power  
no  
Diode  
loss  
Highest  
diode  
loss  
dominates

# Looking ahead




Talk #1 Chip Choices  
Talk # Details


$V_{L(av)} = \text{const}$        $E_{av} \approx \text{const}$

## Inductor voltage and capacitor current waveforms

Fig 2.15  
Pg 23



Key to  
V-sec  
balance  
is?



Key to i-sec  
balance is?


BUCK

$$V_o \equiv D V_g$$

## 2.2. Inductor volt-second balance, capacitor charge balance, and the small ripple approximation


Actual output voltage waveform, buck converter


Buck converter  
containing practical  
low-pass filter



Actual output voltage  
waveform


$$v(t) = V + v_{\text{ripple}}(t)$$





#### D. DUTY CYCLE CONTROL ON SWITCHING SIGNAL TO VARY V(OUT)

Although we fix  $f_{sw}$  and hence the cycle duration  $T_s$ , the on/off durations of the switch within the cycle are fully controllable from zero on time to a maximum of  $T_s$ . Variation of  $D$  will vary  $V(out)$



assuming that only the control circuitry contains the switch we divide  $t_s$  into 2 periods that vary in a complementary fashion

$$t_{on} = DT_s, t_{off} = D'T_s, \text{ and } (D + D')T_s = T_s$$

That is  $D + D' = 1$  when there are no dead periods.