

**ECE 562**

Week 1 Lecture 2

## Week 1 Lecture 2 Summary

- Section 2
  - Slides 3-8 – Power conversion tasks
  - Slides 9-17 – Efficiency characteristics
  - Slides 18-40 – Buck converters and filtering
  - Slides 41-45 – Circuit elements
  - Slides 46-48 – PSpice setup
  - Slides 49-67 – Commercial power supply characteristics

**1972:**

*Odyssey* [above], the first home video game, and *Pong*, the first commercial video game, are released.

**1979:**

Sony debuts the Walkman.

**1981:**

IBM introduces its first personal computer—the IBM PC.

**1982:**

The Commodore 64, the best-selling single personal computer model of all time, debuts, featuring 64-bit graphics.

## CONSUMER

**1971:**

Intel invents the first microprocessor.

**1973:** Xerox

Introduces the Alto—the first computer with a graphical user interface.

**1978:**


Philips announces the first CD.

**1982:**

Silicon Graphics Inc. (SGI) is launched, sparking an era of high-end 3-D graphics workstations.

**1988:**

Deep Thought becomes the first computer to beat a human chess master. It is later defeated by Garry Kasparov.



*By moving from a single-stage of on-board power conversion (a) to two-stage power conversion (b), distributed power applications have reduced system costs by paying for isolation just once. The latter approach is commonly known as the intermediate bus architecture. Voltage levels shown are merely popular values.*

48 V Telcom  
42 V ?




Fig. 3. Sequencing using interlocks.

## Sequencing

old voltages and ti

**1997:**  
The BlackBerry device is released by Research in Motion.



**1990:**  
Tim Berners-Lee introduces the World Wide Web to the public on 25 December.



**1999:**  
Napster brings peer-to-peer file sharing to the masses.



**1997:**  
IEEE releases 802.11 (Wi-Fi) standard.



**1998:**  
Google fires up its first server.  
**2004:**  
On 4 January, the NASA rover *Spirit* lands on Mars; *Opportunity* joins it on 25 January.




**2005:**  
YouTube is launched.


**2007:**  
Apple releases the iPhone.

**2005:**  
MareNostrum, a supercomputer with 20 terabytes of RAM, is installed in Spain.




How to get myriad of V's  
from one battery?





**Fig.1.** 48-V card power block diagram.





**BEFORE AND AFTER:** A new mobile phone prototype from Infineon [bottom] has half the number of components of a typical handset [top]. Integrating several ICs into one chip was the key.

In reality actual efficiency values are 85% to 90% due to losses in the parasitics.

The switching regulator generates very high transients of the electric and magnetic fields at 200 kHz. This generates both conducted and radiated electromagnetic noise. This noise can be easily higher than the 5% tolerance window of the supply voltage 3.1 V for the Pentium. To avoid malfunction of the processor it is necessary to filter this noise for all conditions. Moreover, this noise must not pollute the ac mains.


Which regulator, Example 1 or 2 is a best choice for a laptop computer?






## Dissipative realization

Series pass regulator: transistor operates in active region



Can we drop voltage  
w/o power loss?

## 018 Standard Linear regulator



**Function:** Step-down ( $V_{OUT} < V_{IN}$ )

**When to use:** Typically when  $I_{OUT} < 1A$ , ultra low-dropout, and low-noise applications

**Characteristics:** Excellent option where fixed output, low current, and low voltage drops are required. Easy to implement


**Devices to use:** Any low-dropout, linear regulator

**Comments:** Great for micropower applications


Page #1 Topic

#2 Lab

Make a new  
SPICE lab



**Fig. 4.** In a two-piece battery charger composed of a linear power supply and a resistive linear regulator, overall efficiency is typically around 10%.



$$\text{Efficiency} = \frac{10 \text{ mWh}}{20 \text{ mWh}} = 50\%$$

*x 5 better!*

Fig. 5. A two-piece charger with two-switch mode components improves efficiency over the linear charger significantly.

Only 3 external components  
"L" is on chip




Linear Technology's LTM4600 provides an instant 10-A power supply.

Power Electronics Technology | November 2005


R sets  $V_{out}$

Two in parallel  $I_{out} = ?$




**Fig. 1.** Output impedance characteristics of a linear regulator.

## 1.1 Introduction to Power Processing



- ① *Dc-dc conversion:* Change and control voltage magnitude  
② *Ac-dc rectification:* Possibly control dc voltage, ac current  
③ *Dc-ac inversion:* Produce sinusoid of controllable magnitude and frequency  
④ *Ac-ac cycloconversion:* Change and control voltage magnitude and frequency
- 562  
461  
461



Pe<sup>-</sup> uses L, C, switches  
all "low loss"

# Overview prior to reading text

## Chapter 2

### Principles of Steady-State Converter Analysis

Assume Lossless L, C, switch

- 2.1. Introduction
- 2.2. Inductor volt-second balance, capacitor charge balance, and the small ripple approximation
- 2.3. Boost converter example
- 2.4. Cuk converter example
- 2.5. Estimating the ripple in converters containing two-pole low-pass filters
- 2.6. Summary of key points

) Today

) read for next class

## Ch<sub>2</sub>

### Objectives of this chapter

- Develop techniques for easily determining output voltage of an arbitrary converter circuit
  - Derive the principles of inductor volt-second balance and capacitor charge (amp-second) balance
  - Introduce the key small ripple approximation
  - Develop simple methods for selecting filter element values
  - Illustrate via examples
- Choose  
 $L_{opt}$
- Choose  
 $C_{opt}$


$$\frac{e}{L} = \frac{\delta i}{\delta t} \Rightarrow \int \frac{e}{L} dt \rightarrow i \quad \begin{matrix} \text{Same} \\ @ t=0 \\ @ t=T_{SW} \end{matrix}$$

Balance  $\Rightarrow$  no  $i$  drift

## 2.1 Introduction Buck converter

Fig 2.1  
pg 13


*SPDT switch changes dc component*



*Switch output voltage waveform*

Duty cycle  $D$ :  
 $0 \leq D \leq 1$

complement  $D'$ :  
 $D' = 1 - D$




## The small ripple approximation

Avoids

① Spice  
Transient  
Analysis  
② Complex  
Analysis

$$v(t) = V + v_{\text{ripple}}(t)$$



In a well-designed converter, the output voltage ripple is small. Hence, the waveforms can be easily determined by ignoring the ripple:

$$|v_{\text{ripple}}| \ll V$$

$$v(t) \approx V$$

## Dc component of switch output voltage




Fig 2.2  
pg 14

Fourier analysis: Dc component = average value


$$\langle v_s \rangle = \frac{1}{T_s} \int_0^{T_s} v_s(t) dt$$

$$\langle v_s \rangle = \frac{1}{T_s} (DT_s V_g) = DV_g$$

Very choppy DC  
without filter


Insertion of low-pass filter to remove switching harmonics and pass only dc component

$f_{SW}$   
noise  
ripple



$f_{SW}$   
 $T_{SW}$

$$v = \langle v_i \rangle = DV_g$$




For filtering  $T_{SW} < T_{RC}$  or  $T_{LC}$

## 2.2. Inductor volt-second balance, capacitor charge balance, and the small ripple approximation

Actual output voltage waveform, buck converter

Buck converter containing practical low-pass filter




Both L & C are very big

Actual output voltage waveform

$$v(t) = V + v_{\text{ripple}}(t)$$




How to drive to "0"



## Addition of low pass filter

Role of


Addition of (ideally lossless) L-C low-pass filter, for removal of switching harmonics



- Choose filter cutoff frequency  $f_0$  much smaller than switching frequency  $f_s$
- This circuit is known as the "buck converter"

# Buck converter analysis: inductor current waveform

Fig 2.8  
p 17



# Inductor voltage and current


## Subinterval 1: switch in position 1

*Inductor voltage*

$$v_L = V_g - v(t)$$

*Small ripple approximation:*

$$v_L \approx V_g - V \quad \text{≈ constant over?}$$




*Knowing the inductor voltage, we can now find the inductor current via*

$$v_L(t) = L \frac{di_L(t)}{dt}$$

*Solve for the slope:*

$$\frac{di_L(t)}{dt} = \frac{v_L(t)}{L} = \frac{V_g - V}{L}$$

⇒ *The inductor current changes with an essentially constant slope*



## Inductor voltage and current Subinterval 2: switch in position 2


---

*Inductor voltage*

$$v_L(t) = -v(t)$$

*Small ripple approximation:*

$$v_L(t) \approx -V \quad \text{Constant}$$




*Knowing the inductor voltage, we can again find the inductor current via*

$$v_L(t) = L \frac{di_L(t)}{dt}$$

*Solve for the slope:*



$$\frac{di_L(t)}{dt} = -\frac{V}{L}$$

→ *The inductor current changes with an essentially constant slope*




Assumes  $T_{sw} \ll RC, \frac{L}{R}$

Inductor voltage and current waveforms



## Determination of inductor current ripple magnitude



(change in  $i_L$ ) = (slope)(length of subinterval)

$$(2\Delta i_L) = \left(\frac{V_s - V}{L}\right)(DT_s)$$


$$\Rightarrow \Delta i_L = \frac{V_s - V}{2L} DT_s$$

$$L = \frac{V_s - V}{2\Delta i_L} DT_s$$

Spice  
Simulation  
Due

Set Δi  
ripple by?  
t<sub>on</sub> SW1

The switch changes the dc voltage level



$D$  = switch duty cycle  
 $0 \leq D \leq 1$

$T_s$  = switching period

$f_s$  = switching frequency  
 $= 1 / T_s$

DC component of  $v_s(t)$  = average value:


$$V_s = \frac{1}{T_s} \int_0^{T_s} v_s(t) dt = DV_s$$

$f_s \uparrow$  good why?

$L_L$  effects  
 $L_L$

$T_{rf}$  effects  
 $T_{rcnd}$ ?

## Inductor current waveform during turn-on transient




When the converter operates in equilibrium:

$$i_L((n+1)T_s) = i_L(nT_s)$$

**563**

### Fast Transient Response




$V_{IN} = 15V$       20ps/DIV

$V_{OUT} = 2.5V$

$C_{OUT} = 2 \times 330\mu F$


### Coincident or Ratiometric Tracking



563

$V_{out}$  } const  
 $V_{in}$  } during  $T_{SW}$

Control is invariably required





## The principle of inductor volt-second balance: Derivation

---

Inductor defining relation:

$$v_L(t) = L \frac{di_L(t)}{dt}$$

Integrate over one complete switching period:

$$i_L(T_s) - i_L(0) = \frac{1}{L} \int_0^{T_s} v_L(t) dt$$

In periodic steady state, the net change in inductor current is zero:

$$0 = \int_0^{T_s} v_L(t) dt$$


Hence, the total area (or volt-seconds) under the inductor voltage waveform is zero whenever the converter operates in steady state.  
An equivalent form:

$$0 = \frac{1}{T_s} \int_0^{T_s} v_L(t) dt = \langle v_L \rangle$$

The average inductor voltage is zero in steady state.

## Inductor volt-second balance: Buck converter example

Inductor voltage waveform,  
previously derived:



Integral of voltage waveform is area of rectangles:

$$\lambda = \int_0^{T_s} v_L(t) dt = (V_g - V)(D T_s) + (-V)(D' T_s)$$

Average voltage is SW 1 ON

$$\langle v_L \rangle = \frac{\lambda}{T_s} = D(V_g - V) + D'(-V)$$

SW 2 ON

Equate to zero and solve for  $V$ :

$$0 = DV_g - (D + D')V = DV_g - V \quad \Rightarrow \quad V = DV_g$$

## The principle of capacitor charge balance: Derivation

Capacitor defining relation:

$$i_c(t) = C \frac{dv_c(t)}{dt}$$

Integrate over one complete switching period:


$$v_c(T_s) - v_c(0) = \frac{1}{C} \int_0^{T_s} i_c(t) dt$$

In periodic steady state, the net change in capacitor voltage is zero:

$$0 = \frac{1}{T_s} \int_0^{T_s} i_c(t) dt = \langle i_c \rangle$$

*Hence, the total area (or charge) under the capacitor current waveform is zero whenever the converter operates in steady state. The average capacitor current is then zero.*



**TYPE OF CONVERTER****CIRCUIT CONFIGURATION****Buck (Step Down)****IDEAL TRANSFER FUNCTION**

$$\frac{V_O}{V_{IN}} = \frac{t_{on}}{T_S} = D$$

**PEAK DRAIN CURRENT**

$$I_{OMAX} = I_{RL} + \frac{\Delta I_{L1}}{2}$$

*CAN make  
→ 0*

**PEAK DRAIN VOLTAGE**


$$V_{D1} = V_{IN} + V_D$$

**AVERAGE DIODE CURRENTS**

$$I_{CR1} = I_{RL} (1-D)$$

**DIODE VOLTAGES (VRM)**

$$V_{IM} = V_{IN}$$

**VOLTAGE AND CURRENT WAVEFORMS****ADVANTAGES**

High efficiency, simple, no transformer, low switch stress. Small output filter, low ripple.

**DISADVANTAGES**


No isolation between input and output. Potential over-voltage if D1 shorts. Only one output possible. High-side switch drive required. High input ripple current.

**TYPICAL APPLICATIONS**

Small size, imbedded systems.

**APPLICABLE HARRIS PRODUCTS**

HIP5600 w/P MOSFET For off line CKTS.

**TYPE OF CONVERTER****CIRCUIT CONFIGURATION****Buck (Step Down)****IDEAL TRANSFER FUNCTION**

$$\frac{V_O}{V_{IN}} = \frac{t_{ON}}{T_S} = D$$

**PEAK DRAIN CURRENT**

$$I_{DMAX} = I_{RL} + \frac{\Delta I_L}{2}$$

**PEAK DRAIN VOLTAGE**

$$V_{DS} = V_{IN} + V_D$$

**AVERAGE DIODE CURRENTS**


$$I_{CR1} = I_{RL} (1-D)$$

**DIODE VOLTAGES (VRM)**

$$V_{RM} = V_{IN}$$

**VOLTAGE AND CURRENT WAVEFORMS**

PSpice  
Simulation  
Lab #1

**ADVANTAGES**

High efficiency, simple, no transformer, low switch stress. Small output filter, low ripple.

**DISADVANTAGES**

No isolation between input and output. Potential over-voltage if Q1 shorts. Only one output possible. High-side switch drive required. High input ripple current.


**TYPICAL APPLICATIONS**

Small size, embedded systems.

**APPLICABLE HARRIS PRODUCTS**


HIPM600 nP-IGBT For off line CKTS.

## Use of a SPDT switch



## 2.1 Introduction Buck converter


*SPDT switch changes dc component*




*Switch output voltage waveform*

Duty cycle  $D$ :  
 $0 \leq D \leq 1$

complement  $D'$ :  
 $D' = 1 - D$



## Dc component of switch output voltage



Fourier analysis: Dc component = average value

$$\langle v_s \rangle = \frac{1}{T_s} \int_0^{T_s} v_s(t) dt$$

$$\langle v_s \rangle = \frac{1}{T_s} (DT_s V_g) = DV_g$$

# *How to Set up Pspice at CSU*


- Using Window NT explorer
  - Application Pspice.SV\_91.CSU\_Setup\_Pspice
  - T drive ->Classes->TE562->Pspice folder (Pspice.SV and Pspice.LN.INI)




- Copy the Pspice folder and its sub\_files into your C:  
drive, using right mouse button to drag and drop

# *Steps of create a circuit*

- ❖ Open the schematic
  - To start, double click on the Pspice SV icon
  - And Pspice schematic will open
  - Use it to create your circuit diagram (a process called schematic capture)
- ❖ Major steps






g.5. A 100-Watt active-clamp forward converter.

$$V_{in} : 48 \quad 36 \leq V_{in} \leq 60$$


$V_o$  1, 3, 5 etc

forward = buck + <sup>trf.</sup>  
isolation  
Ch 6

• - - - - - *Power up*




Demonstration board LTC3425



$$\frac{100 \text{ A}}{\text{Processor}} * 10 \text{ processors} \Rightarrow ? \text{ KA}$$

## Making the Most of Server Real Estate

**Traditional rack servers** stack computers horizontally in standard racks. Each machine requires its own cooling system and connection cables.




Back view of a rack

The extra components are redundant and make for a complicated set-up of wires in the back.

Sources: IBM, HP

**Blade servers** save space by leaving only computing resources on each machine. The smaller units are slotted vertically into racks that can have built-in cooling, network connections and power supplies.




1U x 10

More machines fit in the same space and individual units are easy to plug in, due to the docking structure in the back.




Source: Compaq



**Fig. 1.** Thermal-derating curves specify the maximum current a dc-dc converter can deliver at different airflow speeds and ambient temperatures.


# 8/27/10 1+

## LM5000 family, the complete solution for distributed power architectures



## TelCom Why?


## **PS10/PS11 Quad Power Sequencing Controller**



- ✓ Turns on up to 4 DC-DC converters sequentially
  - ✓ Eliminates the need for optocouplers
  - ✓ Timing can be programmed using external resistors
  - ✓ Programmable UV and OV

asserting a fault condition.

running, without interrupting the




**Fig. 3.** This hot-swap controller (MAX5933A) protects the power bus against inrush current spikes and short-circuit faults.

## ▼ Features

- 15mm x 15mm x 2.8mm LGA with  $15^{\circ}\text{C}/\text{W} \theta_{\text{IA}}$
- Pb-Free ( $\text{e}^+$ ), RoHS Compliant
- Only  $C_{\text{BULK}}$  Required
- Standard and High Voltage:
  - LTM4600EV:  $4.5\text{V} \leq V_{\text{IN}} \leq 20\text{V}$
  - LTM4600HVEV:  $4.5\text{V} \leq V_{\text{IN}} \leq 28\text{V}$
- $0.6\text{V} \leq V_{\text{OUT}} \leq 5\text{V}$
- $I_{\text{OUT}}$ : 10A DC, 14A Peak
- Parallel Two  $\mu\text{Modules}$  for 20A Output

### Ultrafast Transient Response

2%  $\Delta V_{\text{OUT}}$  with a 5A Step




$V_{\text{IN}} = 12\text{V}$ ,  $V_{\text{OUT}} = 1.5\text{V}$ , 0A to 5A Load Step

( $C_{\text{OUT}} = 3 \times 22\text{nF}$  CERAMICS, 470 $\mu\text{F}$  POS CAP)


# LR8: HV Adjustable Linear Regulator

The **LR8** is a 3-terminal adjustable linear regulator just like an **LM317** capable of input voltages up to 450V.

$V_{L8}$  &  $\text{m}$



The LR8 can be used as a stand-alone linear regulator or as a PWM start-up circuit



5. Values of average output voltage versus flying capacitance ( $C_1$ ) calculated using the theoretical model are close to the actual results gained with the MAX870.





Fig. 4. A plot of the average output voltage versus load resistance ( $R_2$ ) for the theoretical model agrees closely with the actual results obtained with a switched-capacitor voltage inverter (MAX870).



**Fig. 1.** The basic charge-pump circuit can be used for regulated stepdown charge pumps, inverting regulated charge pumps and inverting unregulated charge pumps.

The radio frequency spectrum and how it's allocated

All bandwidth is not created equal. The section to be auctioned is in the heart of prime frequencies for communications.

Virtually all wireless technologies



3 Kilohertz

300 kHz

2000 kHz or 3 Megahertz

30 kHz



2.5 MHz to 3.5 MHz

50 kHz

Residual inventory

1.75 MHz to 1.775 MHz

1.25 MHz to 1.265 MHz

1,000 kHz or 1 Gigahertz

30 kHz

30 kHz






Fig. 3. The effective capacitance of different capacitor technologies varies as a function of pulse width.


Design parameters	Capacitor options (Fig. 2)	Option 1 3 x 2200- $\mu$ F, 6.3-V tantalums	Option 2 2 x 2200- $\mu$ F, 6.3-V tantalums	Option 3 1 x 22,000- $\mu$ F, 4.5-V EDLCs	Option 4 1 x 35,000- $\mu$ F, 5.5-V EDLCs
<b>Rated capacitance (mF)</b>	6.6	4.4	22	35	
<b>Effective capacitance (mF)</b>	6.6	4.4	11	17	
<b>Effective ESR (m<math>\Omega</math>) at 20°C</b>	12	18	200	150	
<b>Overall size L x W x H (mm)</b>	14.5 × 22.5 × 2	14.5 × 15 × 2	26 × 15 × 2.1	26 × 15 × 4.8	
<b>Printed circuit board mounting</b>	SMD	SMD	Hand soldered	Hand soldered	
<b>Voltage drop (V), GSM pulse</b>	0.19	0.30	0.50	0.37	

Table 2. Four potential solutions to the design problem.


Design parameter	Value
PCMCIA voltage	3.3 V max
PCMCIA current	1.0 A max
PA input voltage	3.0 V min
PA peak input current	2.0 A max
GSM pulse width	577 $\mu$ s min

**Table 1.** Design problem summary.


## PCMCIA



**Fig. 2.** The capacitor in this simplified circuit diagram must deliver the required current to the GSM transmitter while limiting the voltage drop to 0.3 V or less.



**Fig. 1.** During GSM transmissions, the power amplifier transmits a pulse lasting 577  $\mu$ s. The capacitor supplying this current must charge during the remaining portion of the cycle.



**Fig. 4.** Paralleling three tantalum capacitors provides 6.6 mF of capacitance with an effective ESR of 12 m $\Omega$ .