


# ECE 562

Week 10 Lecture 2


Fall 2008

# Week 10 Lecture 2 Summary

Slides	Topic
3-12	Transistor types, switch losses, and packaging
13-18	Capacitor and inductor selection
19-26	Flyback converter examples
27-31	Transformer losses
32-53	Forward converter
54-66	Roles of diodes
67-80	Forward converter and diode reset
81-104	Active clamping of transformer




(a)



(b)

Figure 3-4 (a) N-channel MOS transistor and (b) P-channel MOS transistor complete of "bulk" terminal.




**Fig. 2.** Cross-sectional views of the PowerPAK SO-8 and standard SO-8 packages reveal differences in lead-frame construction that impact package height and inductance.

# Get On The High Side With Micrel

High-side load switches offer the lowest  $R_{DS(ON)}$ , high efficiency and smaller

**LEVEL SHIFT, SLEW RATE CONTROL AND LOAD**



# Switch and $I^2 R$ Losses in Q1


• Gate charge  $Q_G$  (given on MOSFET spec sheet) is needed at gate to switch the FET.

$$P_{\text{upper}} = P_{\text{sw}} + P_{\text{cond}} \quad \rightarrow$$


$$\left( \frac{V_{\text{ds}} * I_l}{2} * 2 * t_s \right) * F_{\text{sw}} \quad + \quad \left( \frac{V_{\text{out}}}{V_{\text{in}}} * I_{\text{out}}^2 * R_{\text{ds(on)}} \right)$$

\*Rds(on) is taken at max. junction temp. (125° C for 6520A)

$$t_s \approx \frac{Q_{g(\text{sw})}}{I_{\text{driver}}}$$




# FETS Gate Losses: $\sim C_G V^2 F_{SW}$



$$P_{gate} = Q_g * V_{cc} * F_{sw}$$

Four FET's  
Program as buck  
boost

$V_{in} > V_{out}$   
 $Q_1$  and  $Q_2$  synch  
 $V_{in} < V_{out}$   
 $Q_3$  and  $Q_4$  synch



**Fig. 1.** Buck-boost configuration. Yellow arrows show the direction of current flow as a buck. Red arrows show the direction of current flow when acting as a flyback.



# SUPERCOMPUTING ON A CHIP?

**80 cores on one chip. Welcome to the Era of Tera.**

It's the world's first programmable research processor capable of Teraflops performance (that's trillions of calculations per second).


Consuming only 62 watts. It's what you would expect from the world leader in silicon innovation.

Stay tuned. [intel.com/go/teraflops](http://intel.com/go/teraflops)



## The New Juice Box

Methanol, butane and other gases




Associated Press

Toshiba's direct methanol fuel cell was certified as the smallest in the world

may help solve the age-old battery problem.

## Inside Lilliputian Systems' fuel cell chip





*Fig. 2. Chip-scale packaging has enabled the miniaturization of linear battery-charger circuits.*



# Capacitor Selection

## • Parallel Output Capacitors


### - Bulk Capacitor Considerations

ESR

Voltage Rating

### - High Frequency Capacitor Considerations


ESL



For 5KV Application


**ASC**  
CAPACITORS**METALLIZED POLYESTER  
TAPE WRAP AND EPOXY FILL CASE****X675**

PAGE 1 OF 4



2000VDC				
CAP ( $\mu$ F)	D MAX	L MAX	LEAD AWG	I <sub>PEAK</sub> (A)
0.0010	0.250" (6.4mm)	1.284" (32.6mm)	22	0.1
0.0015	0.250" (6.4mm)	1.284" (32.6mm)	22	0.2
0.0022	0.250" (6.4mm)	1.284" (32.6mm)	22	0.2
0.0033	0.290" (7.4mm)	1.284" (32.6mm)	22	0.4
0.0047	0.310" (7.9mm)	1.284" (32.6mm)	22	0.5
0.0068	0.350" (8.9mm)	1.284" (32.6mm)	22	0.7
0.010	0.380" (9.7mm)	1.284" (32.6mm)	22	1.1
0.015	0.460" (11.7mm)	1.284" (32.6mm)	20	1.7
0.022	0.520" (13.2mm)	1.284" (32.6mm)	20	2.4
0.033	0.590" (15.0mm)	1.284" (32.6mm)	20	3.6
0.047	0.730" (18.5mm)	1.284" (32.6mm)	20	5.2
0.068	0.570" (14.5mm)	1.914" (48.6mm)	20	2.3
0.10	0.630" (16.0mm)	1.914" (48.6mm)	20	3.4
0.15	0.780" (19.8mm)	1.914" (48.6mm)	20	5.1
0.22	0.890" (22.6mm)	1.914" (48.6mm)	20	7.5
0.33	1.000" (25.4mm)	1.914" (48.6mm)	20	11.2
0.47	1.250" (31.8mm)	1.914" (48.6mm)	20	16.0
0.68	1.500" (38.1mm)	1.914" (48.6mm)	20	23.1
1.0	1.800" (45.7mm)	1.914" (48.6mm)	20	34.0

4000VDC				
CAP ( $\mu$ F)	D MAX	L MAX	LEAD AWG	I <sub>PEAK</sub> (A)
0.0010	0.275" (7.0mm)	1.284" (32.6mm)	22	0.2
0.0015	0.300" (7.6mm)	1.284" (32.6mm)	22	0.3
0.0022	0.325" (8.3mm)	1.284" (32.6mm)	22	0.5
0.0033	0.350" (8.9mm)	1.284" (32.6mm)	22	0.7
0.0047	0.400" (10.2mm)	1.284" (32.6mm)	22	1.0
0.0068	0.450" (11.4mm)	1.284" (32.6mm)	20	1.5
0.010	0.500" (12.7mm)	1.284" (32.6mm)	20	2.2
0.015	0.600" (15.2mm)	1.284" (32.6mm)	20	3.3
0.022	0.475" (12.1mm)	1.914" (48.6mm)	20	1.5
0.033	0.560" (14.2mm)	1.914" (48.6mm)	20	2.2
0.047	0.660" (16.8mm)	1.914" (48.6mm)	20	3.1
0.068	0.775" (19.7mm)	1.914" (48.6mm)	20	4.5
0.10	0.950" (24.1mm)	1.914" (48.6mm)	20	6.6
0.15	1.100" (27.9mm)	1.914" (48.6mm)	20	9.9
0.22	1.300" (33.0mm)	1.914" (48.6mm)	20	14.5
0.33	1.500" (38.1mm)	1.914" (48.6mm)	20	21.8



6000VDC					
CAP (μF)	D MAX	L MAX	LEAD AWG	I <sub>PEAK</sub> (A)	
0.0010	0.320" (8.1mm)	1.664" (42.3mm)	22	0.2	
0.0015	0.330" (8.4mm)	1.664" (42.3mm)	22	0.3	
0.0022	0.350" (8.9mm)	1.664" (42.3mm)	22	0.4	
0.0033	0.400" (10.2mm)	1.664" (42.3mm)	22	0.6	
0.0047	0.430" (10.9mm)	1.664" (42.3mm)	20	0.8	
0.0068	0.500" (12.7mm)	1.664" (42.3mm)	20	1.2	
0.010	0.580" (14.7mm)	1.664" (42.3mm)	20	1.7	
0.015	0.680" (17.3mm)	1.664" (42.3mm)	20	2.6	
0.022	0.800" (20.3mm)	1.664" (42.3mm)	20	3.8	
0.033	0.850" (16.5mm)	2.664" (67.7mm)	20	3.4	
0.047	0.740" (18.8mm)	2.664" (67.7mm)	20	4.8	
0.068	0.880" (22.4mm)	2.664" (67.7mm)	20	6.9	
0.10	1.060" (26.9mm)	2.664" (67.7mm)	20	10.2	
0.15	1.200" (30.5mm)	2.664" (67.7mm)	20	15.3	

8000VDC					
CAP (μF)	D MAX	L MAX	LEAD AWG	I <sub>PEAK</sub> (A)	
0.0010	0.320" (8.1mm)	2.034" (51.7mm)	22	0.2	
0.0015	0.350" (8.9mm)	2.034" (51.7mm)	22	0.3	
0.0022	0.380" (9.7mm)	2.034" (51.7mm)	22	0.5	
0.0033	0.430" (10.9mm)	2.034" (51.7mm)	20	0.7	
0.0047	0.480" (12.2mm)	2.034" (51.7mm)	20	1.1	
0.0068	0.560" (14.2mm)	2.034" (51.7mm)	20	1.5	
0.010	0.660" (16.8mm)	2.034" (51.7mm)	20	2.3	
0.015	0.780" (19.8mm)	2.034" (51.7mm)	20	3.4	
0.022	0.840" (23.9mm)	2.034" (51.7mm)	20	5.0	
0.033	1.110" (28.2mm)	2.034" (51.7mm)	20	7.5	
0.047	0.830" (21.1mm)	3.344" (84.9mm)	20	6.2	
0.068	1.025" (26.0mm)	3.344" (84.9mm)	20	9.0	
0.10	1.250" (31.8mm)	3.344" (84.9mm)	20	13.2	

# Inductor Selection


## • Output Inductors

- Designed to:


**Meet output voltage ripple requirements**

**Minimize response time to load transient**

**Avoid saturation of the inductor core**







**Fig. 1.** The effect of saturation in an inductor using a high-B<sub>SAT</sub> material is significantly lower than that in an identical conductor using standard ferrite-powder material.





Fig. 7. A multi-output secondary stage can be implemented using buck converters fed from a single secondary-side winding regulated with a SmartRectifier IC, assuming a flyback converter primary winding.

# Multiple Phases are Interleaved

- Operation From **One to Twelve Phases**
- Current up to 200A total current divided between FETS


OUTPUT CURRENT	<35A	35A TO 70A	70A TO 105A	105A TO 140A	140A TO 200A
No. of LTC1629s	1	2	3	4	6
Buck Stages	2	4	6	8	12

- Phases Operate **Interleaved to reduce current ripple**
  - Effectively Multiplies Frequency by Number of Phases
  - Reduces Output Ripple



(a) Single-Phase

AD77 P02



(b) Dual-Phase

AD77 P02

# Active care of 1/2 saturation

## Transformer reset

is critical Prevents Core Saturation

return  $i_m$  to zero

- "Transformer reset" is the mechanism by which magnetizing inductance volt-second balance is obtained  $+V\text{-sec} = -V\text{-sec}$
- The need to reset the transformer volt-seconds to zero by the end of each switching period adds considerable complexity to converters, *timing cost # but low!*
- To understand operation of transformer-isolated converters:
  - replace transformer by equivalent circuit model containing magnetizing inductance
  - analyze converter as usual, treating magnetizing inductance as any other inductor
  - apply volt-second balance to all converter inductors, including magnetizing inductance

Downside of transformer

Key →

Lecture 15  
The Forward PWM Converter Circuit Topology  
and Illustrative Examples

I. Erickson Problem 6.4 A DCM Two  
Transistor Flyback Converter

quantitative  
example  
"last"  
lecture

II. Forward Converter

- A. Overview  
B. Forward Converter with a Three Winding  
Transformer Drive: Two Case Studies

Key

- done → 1. One Transistor Implementation  
NEXT → 2. Two Transistor Implementation  
C. Forward Converter Transformer


} V solve  
max  
issues  
ON Q

- D. External Reset of a Transformer:  
Erickson Problem 6.9

lower P.I.V.

You make sure it  
occurs properly as  
engineer





**Fig. 1.** Buck and forward topology.




Figure 1 : Forward converter designed for rugged operation.

$V_g$  (rail) very high for?  
Server with  $10^3 \mu P$

$V_{out}$  low  
eg  $< 1.0 V$



## SMPS RECTIFICATION




Fig. 6. Traditionally, Schottky diodes provide secondary-side rectification in multi-output power supplies.




⊕ Buck No Trf  $V_o = D V_{IN}$

⊖ big  $V_{max}$  on  $D_1$   
 Buck With Trf vs  
 Forward Floating gate drive eliminated  
 $V_o = \left( \frac{N_s}{N_p} \right) V_{IN} D$   
 big step down  $\uparrow$  fine tune


Small  $V_{max}$  on  $L_1$  by  $\frac{N_s}{N_p}$

Need extra diode  $D_2$

Both cases



$\frac{V_{IN} - V_o}{L}$



# Adv of Trf

- ① Isolation; separate grounds  
 $V_p$  &  $V_{sec}$  and multiple  
 $N_s$  coils for multiple  $V_{out}$
- ②  $Q_1$  will have lower  $I_{max}$   
in primary of a step down  
trf

$V_{cs}$  w.r.t ground!  $\frac{V_s}{V_p}$  step down

③  $V_o = D V_{IN} \left( \frac{N_s}{N_p} \right)$   $D$   $\frac{N_s}{N_p}$   
Buck  $A$   
step down Trf

④  $L_m$  for Forward big?  
which and why small?

⑤ CCM vs DCM goals: reset trf  
Effect choice of  $L$  (buck) in sec

reset  
circuits

in sec


its absolutely small loss

Forward Transformer Dissipation at 25°C  
100-W output

$$P_{\text{trf loss}} = P^{\text{core}} + P^{\text{winding}}$$

+ P<sup>winding</sup>

1.00



Winding loss  
Core loss

Fig. 11. Measured total loss of 100-kHz forward transformer providing 20V at 5A.




Figure 2. Transformer Model

# Disadvantage of Trf

Worst case


① Saturation of  $L_m$  by

V-sec from big  $V_{in}$

⇒ ① desire large  $L_m$   
value to avoid

② Will need active trf reset  
as well - how achieved?

② No residual  $V_{DC}$  on } ☹️  
input to Trf allowed



Ways to insure  $L_m$  does not  
saturate

① Make sure  $i_L$  always  
returns to "0" over a  
switch cycle - **DCM**

⇒ Small  $L$  (sec) **only**  
will cause  $\Delta i > I_{DC}$   
**Buck**

② Insure equal & opposite  
V-sec on  $L_m$  over a

CCM switch cycle - add a  
third winding and a  
clamp diode



tive cost, complexity and efficiency tradeoffs. The forward converter is derived from the buck topology family,

# Buck → Forward





Fig.1. Buck and forward topology.

$V_{out}(DCM) = ?$

# Forward converter: waveforms

DCM




- Magnetizing current, in conjunction with diode  $D_1$ , operates in discontinuous conduction mode
- Output filter inductor, in conjunction with diode  $D_3$ , may operate in either CCM or DCM

$$V_o = D \frac{n_3}{n_1} V_g$$

Next Details!



# Secondary Inductor Issues?



**Fig. 1.** In this forward converter, the current in the output choke ( $I_L$ ) consists of a 10-A dc load current and a saw-tooth current that is determined by the voltage across  $L$  and the value of its inductance.

Inductor core saturation  
 Same considerations..  
 as in Buck inductor!  
 Air Gap for hsec core!

$\Delta I$  small  
CCM  
CAN push  $I_{DC}^2 \uparrow$

$\Delta I$  big DCM  
must limit  
 $I_{DC}$  &  $I_{core}$   
critical

$\downarrow \Delta H$




Fig. 2. The operating loop of a choke with dc bias depicts how the magnetic flux density (B) is also shifted from its normal loop around zero.




Fig. 2. This forward converter uses a current transformer and includes overcurrent protection (red).





Fig. 1. Forward converter with integrated magnetics. Shown here are the cross-sectional diagrams of the transformer and inductor when constructed separately (a), the forward converter schematic when magnetics are integrated (b) and a photo of the integrated planar magnetic device (c).



**Fig.7.** Inductors on top and transformers on bottom are integrated into one structure of different shapes and sizes



# Flyback vs Forward Trt



$$\frac{V_2}{N_2} = \frac{V_1}{N_1}$$



$$\frac{i_2}{N_2} = \frac{i_1}{N_1}$$

$$i_2 = 0$$


$$i_1 = 0!$$

Key { big  $L_m$  <sup>form</sup>  
 $\Rightarrow$  small  $L_m$

$$i_1 = \frac{i_2 N_2}{N_1}$$



DCM flyback




$$i_g = \frac{i_2 N_2}{N_1} + i_{L_p}$$

big  $\Delta$  WAVE      small  $\Delta$  WAVE



forward?





**Fig.2.** *Placing a high reluctance path (air gap) minimizes the magnetic interaction between transformer and inductor.*

Summarize  $V_{Lm}(t)$   $I_{Lm}(t)$



$$-\frac{N_1}{N_2} \frac{V_g}{L_m}$$

$$\frac{-V_g}{N_2} = \frac{V_{Lm}}{N_1}$$

$N_2$  coil  $N_1$  coil

$\frac{N_1}{N_2} > 1$  forces DCM





# Quantitative Conditions for Transformer reset

$D_1$  choice  
 $\frac{n_2}{n_1}$  ratio  $> 1$   
 $< 1$

From magnetizing current volt-second balance:

$$\langle v_1 \rangle = D(V_g) + D_2(-V_g n_1/n_2) + D_3(0) = 0$$

} To insure  $N_m$  saturation

Solve for  $D_2$ :

$$D_2 = \frac{n_2}{n_1} D$$

$D_3$  cannot be negative. But  $D_3 = 1 - D - D_2$ . Hence

$$D_3 = 1 - D - D_2 \geq 0$$

$$D_3 = 1 - D \left( 1 + \frac{n_2}{n_1} \right) \geq 0$$

Solve for  $D$

$$D \leq \frac{1}{1 + \frac{n_2}{n_1}}$$

① Reset for CCM Forward

② To achieve DCM

for  $n_1 = n_2$ :  $D \leq \frac{1}{2}$   
 $\pm V_g$  on  $V_p$


limited  $D_{on}$  in Forward

$D_3 T_{sw}$

Subinterval 3

DCM condition  
 $L_m \rightarrow 0$   
if proper conditions

$\ominus I_m$




$i_3 = 0 \Rightarrow i_2$  tries to flow  
out at dot  
 $D_1$  off

interval  
 If  $D_1$  short enough  $i_{Lm}(\max)$  is low

Subinterval 3  
 (2) Interval 3 Caused by  $i_{Lm}$  going  $\rightarrow 0$   
 All coils  $i_{coil} = ?$   
 $i_{Lm} \rightarrow 0, D_1$  off


Fig 6.256  
 pg 156



(1)  $i_{Lm} = 0 \Rightarrow v_1 = 0$

(3)  $i_L$  forces Diode 3 ON  
 Is  $v_{D3} = 0$  for both  $D_2$  &  $D_3$  intervals?  
 ?

# Magnetizing inductance volt-second balance



$$\langle v_1 \rangle = D(V_g) + D_2\left(-V_g n_1/n_2\right) + D_3(0) = 0$$

$i_L = 0$  & flat  
 $\Rightarrow V_{L_m} = 0$

To insure NO  
 $L_m$  saturation  
 goal  $i_L = 0$   
 each SW  
 cycle


Force a  
 $D_3$  interval)

# Quantifying Trf. Reset Condition

Magnetizing inductance volt-second balance

ON coil #1 ( $L_M$ )

Fig 6.24  
Pg 155






① ON coil #1  
V-sec balance!  
is key!  $D_1$  is time!

②  $L \rightarrow$  is a  
must for  
reset of  $L_M$   
hence why  
DCM best  
for doing so

② solve for  $D_2$   
as  $D_1$  is set  
by  $\alpha$  control

③ Times:  $D_1, D_2, D_3$ :  $\langle v_1 \rangle = D(V_g) + D_2(-V_g n_1/n_2) + D_3(0) = 0$





$-V_{D_{rect}}$

①  $V = \frac{n_2}{n_1} V_g$  during  $D_1$  interval

Conversion ratio  $M(D)$

② Note secondary appears CCM

Simple Buck with  $t_{off}$  while

Lm operates DCM



Find "Buck" ON average

③

$$\langle v_{D3} \rangle = V = \frac{n_2}{n_1} D V_g$$



" $n_2 \approx 0$ " for  $\frac{n_2}{n_1} V_g$  large

$i_L$  (Buck) flows



- ① During  $D_1 T_{sw}$ :  $Q_1$  ON  $D_3$  off
- ② During  $D_2 T_{sw}$ :  $Q_2$  off but  $D_1$  ON CAUSES

Conversion ratio  $M(D)$




$$\langle v_{D3} \rangle = V = \frac{n_3}{n_1} D V_g$$

CCM & DCM  
 $(1-D_1)$  interval of time  
 $D_3$  is ON!



$\frac{N_2}{N_1}$  or  $\frac{N_1}{N_2}$  choices




But

$$V_{off} = \left(1 + \frac{N_1}{N_2}\right) V_g$$

Oh no V stress!






But  $i_2$  tries to flow out but diode  $D_1$  does not allow this direction of current flow. So diode  $D_1$  goes off.

Likewise  $i_{Lm}$  flow into  $n_1$  dot  $\Rightarrow$  current flow into the  $n_2$  dot and  $D_2$  is turned on when  $i_{Lm}$  hits zero.  
 Since both transistor  $Q_1$  and diode  $D_1$  are off  $i_{Lm}$  remains zero for the whole period  $D_3T_s$ .

A tradeoff must be made in the forward converter since:

$D_2 = \frac{n_2}{n_1} D_1$  moving the turns ratio  $\frac{n_2}{n_1} \downarrow$  allows the interval  $D_1 \uparrow$  for fixed interval  $D_2$




BUT  $\frac{n_1}{n_2} \uparrow$  implies that the standoff voltage across the transistor increases since:

$V_{Tr(off)} = V_o [1 + \frac{n_1}{n_2}]$  So we trade off decreased Tr on time

heat issue ?

$D_1$  for increased voltage stress.

This transistor switch voltage stress may be too much for one transistor to work in its safe operating area (SOA). Below we show a way to solve this by utilizing two rather than one switch and dividing the switch stress between them.




Run same ON off  $\Rightarrow$

Pbm  
6.4

## The two-transistor forward converter

Role of diodes?



Role of two Q

$$V = nDV_g$$

$$D \leq \frac{1}{2}$$

$$\max(v_{Q1}) = \max(v_{Q2}) = V_g$$

driving in this type of topology, designers should take care





Fig. 1. Two transistor forward converter.



**ON Semiconductor's 25-amp NIS3001 (left) is an integrated driver and MOSFET combination. It replaces three discrete components (shown at right).**


# Role of diodes: $D_1$ & $D_2$



clamps  $V_{lower}$  of primary to  $+V_g$   
no ringing




clamps  $V_{upper}$  of primary to ground  
no ringing



$-V_g$   
 $+V_g$   
placed on  $N_p$

2Q Forward CCM DCM ← CAN guarantee?



$+V_g$  on primary  $\Rightarrow$  both diodes  $D_1, D_2$  off  
for  $D_1 T_{sw}$

$-V_g$  on primary  $\Rightarrow$  diodes  $D_1, D_2$  on  
 $V_d(\max) = V_g + \text{diode drop}$

$+V_g$  on primary  $\Rightarrow$   $i_L(\text{ref}) = I_{\text{Load}} / n$



$$i_g = i_{\text{Prim}} + i_L$$

big  $\pi$ -wave  $\leftarrow$  small  $\Delta$ -wave due to big  $L_n$


lower  $i_{\text{drain}}$  than  $I_L$   
 $n > 1$   
 $n < 1$ ?



How to Guarantee  $L_m$  reset; DCM




Reset insured if  $i_{Lm} = 0$  over  $T_{sw}$



Secondary for CCM conditions

$L_{sec}$  big  $I_L^{AV}(sec) > \Delta i$



$$\frac{V_L(sec)}{L_{sec}} = ?$$

$$\frac{V_L}{L_{sec}} = ?$$


$$\frac{N_2 V_0}{N_1} \pm \frac{m V_0}{L_{sec}}$$

$$\pm \frac{m V_0}{L_{sec}}$$

$i_{L(sec)}$  conditions

$\Delta i < I_L^{AV}(sec)$

$i$  (in buck inductor)



interval 1

$V_3 = n_2 V_1$

$Q_{on}$

$V_{out} \approx V_g$  goal

interval 2

$V_3 = 0$

$Q_{off}$  diode 2 off

interval 3

$V_3 = 0$

$Q_{off}$  diode 1 off  
diode 3 on





Slope 1:

$$\frac{n_2 V_g - V_o}{L_B}$$

Slope 2:


$$= \frac{-V_o}{L_B}$$



STD  
CCM  
Buck  
waveform

## TYPE OF CONVERTER

## CIRCUIT CONFIGURATION



$$\frac{V_O}{V_{IN}} = \frac{N_2}{N_1} \left( \frac{t_{ON}}{T_S} \right) = \frac{N_2}{N_1} (D)$$

## IDEAL TRANSFER FUNCTION

## PEAK DRAIN CURRENT

$$I_{DMAX} = \frac{N_2}{N_1} \left( I_{RL} + \frac{\Delta I_L}{2} \right) + \hat{I}_{MAG}$$

( $\hat{I}_{MAG}$  = Peak magnetizing current.)

*load* *core*

## PEAK DRAIN VOLTAGE

$$(Q_1 \text{ or } Q_2) \quad V_{DS} = V_{IN} + V_{D1}$$

## AVERAGE DIODE CURRENTS

$$I_{CR1,AVE} = I_{CR2,AVE} = \frac{\hat{I}_{MAG}}{2}$$

$$I_{CR3,AVE} = I_{RL} D$$


$$I_{CR4,AVE} = I_{RL} (1-D)$$

## DIODE VOLTAGES (VRM)

$$V_{CR1,PK} = V_{CR2,PK} = V_{IN}$$

$$V_{CR3} = V_{CR4} = \left( \frac{N_2}{N_1} \right) V_{IN}$$

## VOLTAGE AND CURRENT WAVEFORMS



*i<sub>D</sub>(max) ↓ N<sub>2</sub> < N<sub>1</sub>*

*lower P.I.V. each Q*

## ADVANTAGES

Drain currents reduced by turns ratio. Lossless snubber recovers energy. Drain voltage 1/2 that of conventional forward converter. Low output ripple.

## DISADVANTAGES

Poor transformer utilization, high parts count, high-side switch drive required. Transformer reset limits duty ratio. High input current ripple.

## TYPICAL APPLICATIONS

High input voltage, moderate power. Supports multiple outputs.


## APPLICABLE HARRIS PRODUCTS

HIP2500, HV400

## TYPE OF CONVERTER

## CIRCUIT CONFIGURATION

### Two-Switch Forward



## IDEAL TRANSFER FUNCTION

$$\frac{V_O}{V_{IN}} = \frac{N_2}{N_1} \left( \frac{t_{ON}}{T_S} \right) = \frac{N_2}{N_1} (D)$$

## PEAK DRAIN CURRENT

$$I_{D_{MAX}} = \frac{N_2}{N_1} \left( I_{RL} + \frac{\Delta I_L}{2} \right) + \hat{I}_{MAG}$$

( $\hat{I}_{MAG}$  = peak magnetizing current.)

## PEAK DRAIN VOLTAGE

$$(Q_1 \text{ or } Q_2) \quad V_{DS} = V_{IN} + V_{D1}$$

## AVERAGE DIODE CURRENTS

$$I_{CR1,AVE} = I_{CR2,AVE} = \frac{\hat{I}_{MAG}}{2} D$$

$$I_{CR3,AVE} = I_{RL} D$$


$$I_{CR4,AVE} = I_{RL} (1-D)$$

## DIODE VOLTAGES (VRM)

$$V_{CR1,PK} = V_{CR2,PK} = V_{IN}$$

$$V_{CR3} = V_{CR4} = \left( \frac{N_2}{N_1} \right) V_{IN}$$

## VOLTAGE AND CURRENT WAVEFORMS



## TYPICAL APPLICATIONS


High input voltage, moderate power. Supports multiple outputs.

## APPLICABLE HARRIS PRODUCTS

HP2500, HV400

*I<sub>D</sub> ↓ if  
N<sub>2</sub> < N<sub>1</sub>*

*No turns ratio penalty*



$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{N_S}{N_P}\right) \times \left(\frac{t_{ON}}{T_P}\right) = \left(\frac{N_S}{N_P}\right) \times D$$


$$I_{Q1} (\text{max}) = \left(\frac{N_S}{N_P}\right) \times I_{OUT}$$

$$V_{DS} = V_{IN}$$

$$I_{D1} = I_{OUT} \times D$$

$$V_{D1} = V_{OUT} + V_{IN} \times \left(\frac{N_S}{N_P}\right)$$





#### Application Notes:\*\*

150-W Off-Line Forward Converter

Design Review

(SEM400)

Practical Considerations in Current

Mode Power Supplies

(SLUA110)

#### Controllers:

UCC35701

UCC28220

UCC3800

UCC3809-1

UCC38C42

UCC2891

# Forward Converter

$D \leq 1/2$  restriction


avoided by

R-C-diode circuit

to

eliminate "reset coil"






$$\frac{V_{OUT}}{V_{IN}} = \left(\frac{N_S}{N_P}\right) \times \left(\frac{t_{ON}}{T_P}\right) = \left(\frac{N_S}{N_P}\right) \times D$$

$$I_{Q1} (\text{max}) = \left(\frac{N_S}{N_P}\right) \times I_{OUT}$$

$$V_{DS} = 2 \times V_{IN}$$

$$I_{D1} = I_{OUT} \times D$$

$$V_{D1} = V_{OUT} + V_{IN} \times \left(\frac{N_S}{N_P}\right)$$



**Application Notes:\*\***

25-W Forward Converter

Design Review

(SLUA276)

Multiple Output Forward

Converter Design

(SEM1200)

**Controllers:**

UCC35701

UCC28220

UCC3800

UCC3809-1

UCC38C42


UCC2891

note dot  
on reset coil

Pg 154-159

### 6.3.2. Forward converter

with diode reset coil HW Pbm 6.11



$V_s = 0$   
if diode on!

$$V_o = \left( \frac{V_g N_2 N_3}{N_1} \right) D_{on}$$

- Buck-derived transformer-isolated converter
- Single-transistor and two-transistor versions
- Maximum duty cycle is limited
- Transformer is reset while transistor is off


Don too big: Saturation of  $L_m$   
No  $D_1$  clever

Fig 6.22 ① DCM mode guarantees  
p154 Trt reset

### 6.3.2. Forward converter

① Buck with  
...  $n_3/n_1$   
transformer  
and  
 $D_2, D_3$  latitude

② 3 winding  
transformer  
is  
key  
to  
core  
reset



① Forward Dots / Diodes

② Tertiary coil:  $n_3$   
Transformer Reset dot  
and diode  $D_2$   
Smart reset due to  
dots/diodes

③ CCM or  
DCM  
mode  
~ L

- Buck-derived transformer-isolated converter
- Single-transistor and two-transistor versions

④ Maximum duty cycle is limited ← insures  $i_L$  goes dry  
if  $t(a_{on})$  is small


- Transformer is reset while transistor is off

Limited duration of "D" for DCM

CRUCIAL

FOCUS ON:  $L_M$  of TTF &  $\frac{\pm V_M}{L_M}$

### Forward converter with transformer equivalent circuit



limited duty cycle  
to avoid saturation


STB Buck waveform  
 $V_o = V_{sec} D$   
Step down assist  
 $\frac{n_2}{n_1}$



① Reset: To fathom  $n_2$  &  $D_1$  (diode) then  $Q_1$  consider  $Q_1$  was ON  $\leftarrow$  switches off  
 Forward converter  
 with transformer equivalent circuit

②  $Q_1$  off  
 i path  
 out  
 of  
 $n_2$   
 coil  
 dot  
 $i_2 \rightarrow 0$   
 over time  
 to insure reset

Fig 6.29 p155



③  $Q_1$  off  
 induces  $i_2$   
 into  $n_2$  coil  
 Note  $i_2$  direction

④  $Q_1$  off  
 $i_3$  tries into  
 $n_3$  coil  
 but  
 $D_2$  block

④  $D_2$  ON  
 $D_3$  off  
 when  
 $Q_1$  ON

⑤  $V_1 = ?$

$V$  (across  $n_2$ ) = ?

Reset on coil  $n_2$   
 Always  $V_g$  if  
 $D_1$  is ON  $V_1 = ?$


Only coil #1  
has  $L_m$

$D_1, T_{sw}$  has  $Q_1$  ON  $\Rightarrow$   
Subinterval 1: transistor conducts

$D_1$  off  
 $D_2$  ON  
 $D_3$  off

rises while  $Q_1$  ON

load current out dot



Regular Tsf action

$$\frac{V_2}{n_1} = \frac{V_3}{n_3}, \quad n_1 \dot{v}_1 = n_3 \dot{v}_3$$

dots


*$i_{LM}$  flow set during prior  $D_1 T_{sw}$*

$D_2 T_{sw} : Q_1 \text{ off}$

Subinterval 2: transformer reset

*$i_{LM}$  out of  $n_1$*   
 *$D_2$  off*

*out of play for  $i_g$ :  $D_2$  off since  $V_a$  is  $\ominus$*






$Q_1 \text{ off}$   
 $D_1 \text{ on}$   
 $i_2 = i_M n_1 / n_2$

*out  $n_1$  dot*  
*must in  $n_2$  dot as  $i_3 \equiv 0$*


$$n_1 I_L = n_2 I_2$$

# Forward Wavetorm

① Q on for  $D_1 T_{SW}$



② Q off




① ON N1 CAUSES  
② ON N2

FOCUS ON  
 $N_1 : N_2$


Switch Stress  $G_{off} D_1, on$

FET off:  $V_{D_s}(off) = ?$



$$\frac{V_g}{n_1} = \frac{V_z}{n_2}$$

for  $n_1 = n_2$  ← Could vary



easy fix?







Max I (FET):

down  
 $N_1$  coil open  
 $N_3$  coil active

$$N_1 I_Q = N_3 I_{out}$$

$$I_Q = \frac{N_3}{N_1} I_{out}$$


Secondary Diodes:  $I_{max}$



Same  $I_{max}$  diode 2 diode 3

## TYPE OF CONVERTER

## CIRCUIT CONFIGURATION



## IDEAL TRANSFER FUNCTION

$$1) \quad \frac{V_D}{V_{IN}} = \frac{N_2}{N_1} \left( \frac{I_{pnl}}{I_S} \right) = \frac{N_2}{N_1} (D)$$

## PEAK DRAIN CURRENT

## PEAK DRAIN VOLTAGE

## AVERAGE DIODE CURRENTS

$$\bullet \quad I_{D_{MAX}} = \frac{N_2}{N_1} \left( I_{RL} + \frac{\Delta I_L}{2} \right) + I_{MAG}$$

( $I_{MAG}$  = peak magnetizing current.)

$$\bullet \quad V_{DS} = V_{IN} \left( 1 + \frac{N_1}{N_3} \right)$$

$$\bullet \quad I_{CR1} = \frac{I_{MAG}}{2} (D)$$

$$I_{CR2} = I_{RL} (D)$$

$$I_{CR3} = I_{RL} (1-D)$$

## DIODE VOLTAGES (VRM)

③ Trf increases diode ratings  $D_1$

## VOLTAGE AND CURRENT WAVEFORMS

BVCK even though L acts DCM!

④ Trf reduces  $i_c(pK)$   
Trf increases Q rating for P.I.V

$$V_{RM} \begin{cases} V_{CR1} = V_{IN} \left( 1 + \frac{N_3}{N_1} \right) \\ V_{CR2} = V_{IN} \left( \frac{N_2}{N_3} \right) \\ V_{CR3} = V_{IN} \left( \frac{N_2}{N_1} \right) \end{cases}$$



## ADVANTAGES

Drain current reduced by ratio of  $N_2/N_1$ . Low output ripple.

## DISADVANTAGES

Poor transformer utilization\* Poor transient response. Transformer design is critical. Transformer reset limits duty ratio. High voltage required for Q1. High input current ripple.

## TYPICAL APPLICATIONS

Low-to-moderate output power. Supports multiple outputs.

## APPLICABLE HARRIS PRODUCTS

HPS051, KCL7667, HV400




# Variations in Forward

L15 my notes

BOGO  
+V<sub>out</sub>

C.T.





BOGO





V<sub>2</sub> & V<sub>1</sub>

Center tap V<sub>1</sub>, V<sub>2</sub> forward



full wave forward

Common gnd



isolated F.W forwards



Forward-mode secondary winding arrangements: (a) center-tapped secondaries; (b) full-wave secondaries; (c) isolated secondaries.

On the next page we will outline the voltage and current waveforms in a simple half-wave forward converter to give a clear picture of the unipolar drive that occurs in each portion of the transformer secondary that is synchronous with the primary drive sequence. In full wave center tapped operation, each half of the transformer sees similar waveforms. The full wave rectification in the secondary insures that the current waveforms are unipolar as does half-wave rectification.

# Operation and Benefits of Active-Clamp Forward Power Converters

— Bob Bell, Power Applications Engineer

*Commutator diode*






**FORWARD**

$$V_{OUT} = D \times \frac{N_s}{N_p} \times V_{IN}$$

*DCM?*  
*CCM?*


*How to guarantee trf reset*

Figure 1. Buck and Forward Topologies



How Guaranteed No saturation  
 even for CCM?  $L_m$   $\left\{ \begin{array}{l} + - \\ - + \end{array} \right.$

Add another primary winding  
 Key  $\rightarrow$  but make it provide  $-V_g$   
 extra coil  $\left\{ \begin{array}{l} - \text{ opposite dot convention} \\ \text{ to apply } (-V_g \text{ across } L_m \end{array} \right.$



Case #1  
 $Q_1$  ON  $D_1$  OFF

Case #2  
 $Q_1$  OFF  $D_1$  ON


OK?  $\left\{ \begin{array}{l} i_{L2} = i_{Lm} \text{ (when } Q_1 \text{ off)} \frac{n_1}{n_2} \\ i_{L2} \text{ flows until } i_{Lm} \rightarrow 0 \end{array} \right.$

When  $D_1$  ON


$$\frac{V_g}{N_2} = \frac{V_{Lm}}{N_1}$$

$$V_{Lm} = \frac{N_1}{N_2} V_g \text{ for reset is } (-)$$

$Q_1$  on



$Q_2$  off



Goal is to insure  $i_{L_m}$  resets to zero

$$\frac{V_{in}}{L_m} T_{on}(Q_1) = \frac{V_{in} \frac{N_1}{N_2}}{L_m} T_{off}(Q_2)$$

## Maximum duty cycle vs. transistor voltage stress

Maximum duty cycle limited to

$$D \leq \frac{1}{1 + \frac{n_2}{n_1}}$$

which can be increased by increasing the turns ratio  $n_2/n_1$ . But this increases the peak transistor voltage:

$$\max(v_{Q1}) = V_g \left( 1 + \frac{n_1}{n_2} \right)$$

For  $n_1 = n_2$

$$D \leq \frac{1}{2} \quad \text{and} \quad \max(v_{Q1}) = 2V_g$$

Choices

Consequences

$$n_1 = n_2 \quad V_{\max} = 2V_g$$

## Maximum duty cycle vs. transistor voltage stress

① Maximum duty cycle limited to

$$D \leq \frac{1}{1 + \frac{n_2}{n_1}}$$

which can be ~~increased~~ <sup>decreased</sup> by increasing the turns ratio  $n_2/n_1$ . But this increases the peak transistor voltage:

$$\max v_{Q1} = V_g \left( 1 + \frac{n_1}{n_2} \right)$$

V across  $Q_1$  (off) is  $2V_g$  for  $n_1 = n_2$

② For  $n_1 = n_2$  ← Easy to achieve  $i_L \rightarrow 0$

$$D \leq \frac{1}{2}$$

and

$$\max v_{Q1} = 2V_g$$

Max V stress

$$n_2 = 3n_1$$

$$D \leq 1/4$$


$$\frac{n_2}{n_1} \downarrow \Rightarrow D \uparrow$$

$$\frac{n_2}{n_1} \uparrow \Rightarrow D \downarrow$$

↓ downside effects



FORWARD




$$\frac{V_1}{N_p} = \frac{V_2}{N_s} \left( \frac{D}{1-D} \right) \Rightarrow \left( \frac{V_1}{N_p} \right) (1-D) = \left( \frac{V_2}{N_s} \right) D$$

$$I_{2(max)} = \left( \frac{N_p}{N_s} \right) I_{1(max)}$$

$$V_{DS} = 2 \times V_{in}$$

$$I_{p1} = I_{out} \times D$$

$$V_{in} = V_{out} + V_{diode} + \left( \frac{N_p}{N_s} \right) V_{off}$$



$N_s/N_p < 1$   
 $\Rightarrow$   
 $I_{a1}$   
 $D_1$  only  
 for  $DTSW$

trade  
 $C_V$  vs.  $S_i$

FET  
 $V_{off}$   
 $N_p = N_s$

diode  
 $V_{off}$

Buck  $i_L$

Application Report	
20-40 Forward Converter	0014270
Design Review	0014270
Multiple Output Forward	0014270
Converter Design	0014270
0014270	0014270
0014270	0014270
0014270	0014270

**TYPE OF CONVERTER**

**CIRCUIT CONFIGURATION**

**IDEAL TRANSFER FUNCTION**


**PEAK DRAIN CURRENT**

**PEAK DRAIN VOLTAGE**

**AVERAGE DIODE CURRENTS**

**TYPICAL APPLICATIONS**

**APPLICABLE HARRIS PRODUCTS**




**DIODE VOLTAGES (VRM)**

**VOLTAGE AND CURRENT WAVEFORMS**

*Diodes off*

$$V_{RM} \begin{cases} V_{CR1} = V_{IN} \left(1 + \frac{N_3}{N_1}\right) \\ V_{CR2} = V_{IN} \left(\frac{N_2}{N_3}\right) \\ V_{CR3} = V_{IN} \left(\frac{N_2}{N_1}\right) \end{cases}$$

*Cost of trft*



$$\frac{V_O}{V_{IN}} = \frac{N_2}{N_1} \left(\frac{L_{on}}{T_S}\right) + \frac{N_2}{N_1} D$$

$$I_{DMAX} = \frac{N_2}{N_1} \left( I_{RL} + \frac{\Delta I_L}{2} \right) + I_{MAG}$$

*(Imag = Peak magnetizing current.)*

$$V_{DS} = V_{IN} \left(1 + \frac{N_1}{N_3}\right)$$

$$\begin{cases} I_{CR1} = \frac{1}{2} I_{MAG} (D) \\ I_{CR2} = I_{RL} (D) \\ I_{CR3} = I_{RL} (1-D) \end{cases}$$

**DISADVANTAGES**

Drain current reduced by ratio of  $N_2/N_1$ . Low output ripple.

Poor transformer utilization. Poor transient response. Transformer design is critical. Transformer reset limits duty ratio. High voltage required for Q1. High input current ripple.

*reduced I<sub>Q</sub> if N<sub>2</sub> < N<sub>1</sub>*

*Q on*

*Q off*


*not peak*

*Pbm 6.11 pg 184*

*P.I. V ON Q Cost of trft reset usually n<sub>1</sub> = n<sub>3</sub>*

*Low P<sub>2</sub> & D<sub>3</sub>*

# SC4910 Single-Stage PWM Controller




The SC4910 is the industry's first secondary-side, single-stage, low output voltage power supply controller. Features include:


- single-stage power conversion for higher efficiency
- multiphase isolated topologies reduce filtering needs
- load sharing for N+1 redundant systems
- synchronous rectification minimizes switching losses
- 0.75V reference for sub-1V solutions
- current or voltage-mode operation

# What happens when $D > 0.5$


magnetizing current waveforms, for  $n_1 = n_2$




each  $T_{sw}$  insures NO CORE saturation



Primary Switch Current (A)



Inductor Current (A)



**Figure 2 : Switch current and inductor current for the forward converter. Input voltage = 425 VDC, output load = short circuit, soft-start disabled. After 4th pulse, duty cycle must cut back to 2%, or control of the peak current is lost.**



Q on time  $D_2$  '15 for  $n_2 = 4n_1$ , Price you pay for  $\frac{n_2}{n_1}$ ?

Transformer reset (Requires DCM to insure trf. reset)

From magnetizing current volt-second balance:

$$\langle v_1 \rangle = D(V_g) + D_2(-V_g n_1/n_2) + D_3(0) = 0$$

Solve for  $D_2$ :

①  $D_2 = \frac{n_2}{n_1} D$  ← For guaranteed v-sec balance we need  $D_2$  AND limit size of  $D_1$

$D_3$  cannot be negative. But  $D_3 = 1 - D - D_2$ . Hence

②  $D_3 = 1 - D - D_2 \geq 0$  for dem. interval to occur!  
 $D_3 = 1 - D \left(1 + \frac{n_2}{n_1}\right) \geq 0$  The requirement  $i \rightarrow 0 \Rightarrow$  limited first interval duration

Solve for  $D$

③ limit on  $D_1$ :  $D \leq \frac{1}{1 + \frac{n_2}{n_1}}$

④ for  $n_1 = n_2$ :  $D \leq \frac{1}{2}$   
 insures  $i_m$  goes "dry" during interval 2  $\Rightarrow$  Reset

$V_a$  stress?  $\frac{4n_1 n_2}{D_2}$ ?

# Forward Converter Active Clamp Reset via Two FET's / two body diodes




Figure 3a. Operation at Step t0




Figure 3b. Operation at Step t1






Fig. 3b. Operation at step t1.







Fig. 3c. Operation at step t2.

...ing the voltage across the transformer primary is re-









**Figure 3c. Operation at Step  $t_2$**


Controller Ramp  
and Error Signal (V)



Main Switch  
Drain Voltage (V)



Clamp Cap and  
Magnetizing Current (mA)



TIME

Figure 4. Key Active-Clamp Waveforms




Fig.1. Forward converter with RCD clamp.





Fig.2. Active clamp schematic.





**Fig. 3.** MOSFET Drain to source waveforms for  $Q_1$  and  $Q_2$  on the primary and  $Q_3$  and  $Q_4$  on the secondary side.






Fig. 4. (d) Fully balanced push-pull forward converter with terminal ripple current cancellation.

[www.powerelectronics.com](http://www.powerelectronics.com)






Fig. 4.  $t_0 \rightarrow t_1$ —Magnetizing energy is stored in T1—Current is transferred.

# ACTIVE CLAMP DESIGN




Fig.6. Power stage schematic.



