## LECTURE 16 Bipolar Core Excited Full Bridge and Push-Pull Converters Utilizing $2 \mathrm{~T}_{\text {sw }}$ Timing

I. Full Bridge and Push-Pull Converters A. General Issues
B. Alternating $\pm \mathrm{V}_{\mathrm{g}}$ but balanced Primary Drives: $+\mathrm{V}_{\mathrm{g}}$ and zero for first $\mathrm{T}_{\text {sw }}$ followed by $-\mathrm{V}_{\mathrm{g}}$ and zero for second $\mathrm{T}_{\text {sw }}$
C. Bridge Rectified Buck with 4 Switch Input 1. $2 \mathrm{~T}_{\text {sw }}$ drive timing
a. Primary Conditions D and D' during first $\mathrm{T}_{\text {sw }}$
b. Secondary Conditions D and D' during second $\mathrm{T}_{\text {sw }}$
2. Input/Output Currents
3. i and $v$ Waveforms over $2 T_{s w}$
4. Other $2 \mathrm{~T}_{\mathrm{sw}}$ Switching Schemes LECTURE 16
Bipolar Core Excited Full Bridge and Push-Pull Converters Utilizing $2 \mathrm{~T}_{\mathrm{s}}$ Timing
A. General Issues

1. Power Levels

The power needs of various electronic power supplies varies as shown below.


As the power level changes we also will need to determine which of the big eight PWM converter topologies is best suited to the required power level. Choice of PWM topology will in turn determine the switch stress experienced by the power switches. Moreover, the timing sequence for driving the various topologies will also vary. In particular, we will cover both switches drives at $f_{s w}$ and switches synchronized at $1 / 2 \times f_{s w}$ in our discussions below. On the next page we briefly summarized what we learned in lecture 11 as regards switch topology and power as well as voltage and current levels in the associated switches.

In lectures 16 and 17 we will cover the last of the big eight topologies. We need to employ these circuits to achieve kW power operation. With topology comes different switch stress. That is as the input voltage changes we use different topologies as shown below. The flyback has low parts count but high peak currents than those in a forward converter. The half bridge reduces switch voltage stress because only $1 / 2$ the $\mathrm{V}_{\text {in }}$ appears across the primary winding. The full bridge requires four switches, two of which require floating gate drive. The push-pull, as we will see below, also works but has a danger of CORE SATURATION. This could cause us to fry the switch if not careful to balance the

## Comparison of the PWM Switching Regulator Topologies

| Topology | Power Range <br> $(W)$ | $V_{\text {in(dc) }}$ <br> Range | In/Out <br> Isolation |
| :--- | :---: | :---: | :---: |
| Buck | $0-1000$ | $5-1000$ | No |
| Boost | $0-150$ | $5-600$ | No |
| Buck-boost | $0-150$ | $5-600$ | No |
| Half-forward | $0-150$ | $5-500$ | Yes |
| Flyback | $0-150$ | $5-500$ | Yes |
| Push-pull | $100-1000$ | $50-1000$ | Yes |
| Half-bridge | $100-500$ | $50-1000$ | Yes |
| Full-bridge | $400-2000+$ | $50-1000$ | Yes |

core so that no imbalances or DC levels occur.


[^0]2. Timing Sequence

To date we have employed switches driven at $\mathrm{f}_{\mathrm{sw}}$. Today we will change this timing on individual switches to $\mathrm{f}_{\text {sw }} / 2$ so that we can use more switches with less stress per switch as we describe below in more detail

## B. Alternating $\pm \mathrm{V}_{\mathrm{g}}$ but balanced Primary Drives: <br> $+\mathrm{V}_{\mathrm{g}}$ and zero for first $\mathrm{T}_{\mathrm{sw}}$ followed by $-\mathrm{V}_{\mathrm{g}}$ and zero for second $\mathrm{T}_{\text {sw }}$

Bridge type isolated Buck converters are employed with two separate but balanced $\mathrm{T}_{\text {sw }}$ time periods. This is timing sequence is used for high power converters $P>1 \mathrm{~kW}$ since we employ twice as many switches to reduce switch stress. Below we will first introduce the concepts via a half bridge and then employ a full bridge with a full analysis.

$\mathrm{I}_{\mathrm{Q} 2}$


The half-bridge regulator topology.
Notice that the two switches alternate in time applying $\mathrm{V}_{\text {in }}$ alternatively to the transformer primary. Switch voltage stress is

Given by the full input voltage. A similar situation occurs for the full bridge shown below which also alternatively places $\mathrm{V}_{\text {in }}$ across the primary winding, but this time using four switches.


We synchronize switches 1 and 4 together in time and then switches 2 and 3. Note that we place the full $\mathrm{V}_{\text {in }}$ across two switches in series when the timing puts $\mathrm{Sw}_{2-3}$ in the same sequence and $\mathrm{SW}_{1-4}$ in the alternative sequence. Hence, we reduce switch voltage stress when we employ the required high input voltage to reach high power levels. Again we have a tradeoff as we employ more switches but their individual cost may well be much lower-hopefully a factor of ten.

On the next page we will summarize the switch sequence as well as the voltage ramp on the duty cycle circuit for the full bridge converter topology.

## Full-bridge DC-DC converter



## Control



Now we are ready to go step by step through the timing sequence when the primary is driven by + and $-\mathrm{V}_{\text {in }}$ and the secondary is center tapped.

1. Primary During balanced drive of duration $2 \mathrm{~T}_{\mathrm{s}}$

Match components very well to get $\mathrm{V}_{\mathrm{dc}}$ (offset) on the core zero if the two switch periods are exactly balanced. Use a bridge circuit to drive the input to the transformer alternatively positive and negative. Output of the transformer is center tapped as shown below.

a. First $\mathrm{T}_{\mathrm{s}}$ switch interval: $+\mathrm{V}_{\mathrm{g}}$ and zero applied sequentially

There are therefore two $\mathrm{T}_{\mathrm{sw}}$ intervals one with $+\mathrm{V}_{\mathrm{g}}$ and one with $\mathrm{V}_{\mathrm{g}}$ across the primary. Below is that during the first $\mathrm{T}_{\mathrm{s}}$ in the primary with $+\mathrm{V}_{\mathrm{g}}$. $\mathrm{V}_{\mathrm{T}}$ switches between 0 and $\mathrm{V}_{\mathrm{g}}$ like non-isolated buck as follows during $\mathrm{T}_{\mathrm{sw}}$. During $\mathrm{D} \mathrm{V}_{\mathrm{g}}$ is applied and during D ' zero is applied.

| Primary (during first $\mathrm{T}_{\mathrm{s}}$ ) |  |
| :---: | :---: |
| During D | During D' |
| $\begin{aligned} & Q_{1} \& Q_{4} \text { on } \\ & V_{T}=V_{g} \end{aligned}$ | To achieve |
|  | $\mathrm{V}_{\mathrm{T}}=0$ |
|  | either of two ways: |
| ${ }^{\mathrm{im}} \mathrm{Vg}_{\mathrm{g} / \mathrm{L}}$ | 1. All $Q_{1}-Q_{4}$ off, $V_{T}=0$ |
|  | 2. $Q_{1}, Q_{3}$ on, $V_{T}=0$ |
|  | $\mathrm{V}_{\mathrm{T}}=0$ via equal V both sides |
|  | is means $\mathrm{i}_{\mathrm{Lm}}$ is flat during $\mathrm{D}^{\prime}$ |

b) Second $T_{s w}$ interval: $-V_{g}$ and zero applied

The primary circuit looked at during the second $\mathrm{T}_{\mathrm{s}}$ timing interval is different $\mathrm{T}_{\mathrm{sw}} \rightarrow 2 \mathrm{~T}_{\mathrm{sw}}$ because $-\mathrm{V}_{\mathrm{g}}$ is applied during D and zero during $\mathrm{D}^{\prime}$.

| Primary (During $\mathrm{T}_{\mathrm{s}} \rightarrow 2 \mathrm{~T}_{\mathrm{s}}$ ) |  |  |
| :---: | :---: | :---: |
| Second | $Q_{1} \& Q_{3}$ on | Achieve $\mathrm{V}_{\mathrm{T}}=0$ |
| Period | $\mathrm{V}_{T}=-\mathrm{V}_{\mathrm{g}}$ | by either of two ways: |
| Conditions: | im | 1. All $Q_{1}-Q_{4}$ off |
|  |  | 2. $Q_{2}, Q_{4}$ on |
|  |  | So $\mathrm{V}_{T}=0$ Equal V |
|  |  | on both sides. |
|  | $\downarrow$ | , |
|  | $\mathrm{V}_{T}$ switches between | d 0 in primary. |

By symmetry we reset the core of the transformer $L_{m}$ over $2 \mathrm{~T}_{\mathrm{s}}$. Up during $D$ of the first $T_{s}$ and down during $D$ of second $T_{s}$.

$$
\left\langle\mathrm{v}_{\mathrm{Lm}}\right\rangle_{2 \mathrm{TS}} \equiv 0
$$

Because of the switching configuration the transformer waveforms are at a frequency $f_{s} / 2$, not at $f_{s w}$.
2. Secondary Voltage $\mathrm{V}_{\mathrm{s}}$ Timing:
a) During first $T_{s}$ interval

During D<br>V on secondaries<br>$\frac{\text { is } n V_{g} \equiv V_{s}}{*}$ on coils tell<br>diode $D_{5}$ on and<br>diode $D_{6}$ off

> During D'
> V on secondaries
> is zero as $\mathrm{V}_{\mathrm{T}}=0$
> * on coils tell
> both $D_{5}$ and $D_{6}$ will be on
> $\mathrm{D}_{5}$ stays on due to $\mathrm{i}_{\mathrm{L}}$
> $\mathrm{D}_{6}$ goes on due to
> secondary polarity and the dot convention
b) During Second $\mathrm{T}_{\mathrm{s}}$ interval

Find on your own for $D Q_{2}, Q_{3}$ and $D_{6}$ are on while for $D^{\prime}$ diodes $D_{5}$
and $D_{6}$ are on.
2. Input and output currents
$i($ out $)=i_{D 5}+i_{D 6}$. How it splits is uncertain, but if at anytime it splits equally then: ${ }^{i_{D}}=i_{D 6}=\frac{i(\text { out })}{2}$
During first $\mathrm{T}_{\mathrm{s}}$ interval $\mathrm{i}_{\mathrm{in}}($ transformer $)=$ ? When $\mathrm{i}_{\mathrm{D} 5}=\mathrm{i}_{\mathrm{D} 6}$


At the output $\mathrm{i}_{\mathrm{D} 5}+\mathrm{i}_{\mathrm{D} 6}$ while in the primary $i_{D 5}$ causes ni ${ }_{D 5}$ $i_{\text {D6 }}$ causes nid

Ideal Trf
Review the dot convention on a two turn transformer that says:


At the primary on top of the page we have three currents. $i_{D 5}$ and $i_{D 6}$ flow in opposite directions with respect to the coil dots: $i_{\text {in }}$ and $i_{D 6}$ are assumed flowing into the dot

$$
\begin{array}{cc}
\mathrm{i}_{\text {in }}-\mathrm{ni}_{\mathrm{D} 5}+\mathrm{ni}_{\mathrm{D} 6}=0 \Rightarrow & \Rightarrow \mathrm{i}_{\text {in }}=0 \\
\downarrow & \downarrow
\end{array}
$$

flows cancel assuming
out of dot if equal $i_{D 5}=i_{D 6}$
For $\mathrm{I}_{\text {in }}$ alternating then in general $\mathrm{i}_{\mathrm{D} 5}$ and $\mathrm{i}_{\mathrm{D} 6}$ alternate the flows as shown below but always the load receives current either for $\mathrm{i}_{\mathrm{D} 5}$ or $\mathrm{i}_{\mathrm{D} 6}$ :

$\downarrow$
$\mathrm{i}_{1}=\mathrm{i}_{\text {in }}+\mathrm{i}_{\mathrm{M}}$.
During the first $T_{s}$ we find during interval $D$ the two equations below $\left.\quad i_{m}=i_{1}-n i_{D 5}+n i_{D 6} \quad\right\} \quad$ Transformer input
i (out) $\left.=\mathrm{i}_{\mathrm{D} 5}+\mathrm{i}_{\mathrm{D} 6} \quad\right\} \quad$ Transformer output
During the second $T_{s}$ period $T_{s} \rightarrow 2 T_{s}$ during the same interval $D$ we get the same result for $i_{m}$ and $i_{\text {out }}$. Note in the first $T_{s}$ with $+V_{g}$ applied $\mathrm{i}_{\mathrm{D} 5} \neq 0$ but $\mathrm{i}_{\mathrm{D} 6}=0$. Where as in the second $\mathrm{T}_{\mathrm{s}}$ with $-\mathrm{V}_{\mathrm{g}}$ applied $i_{D 5}=0$ but $i_{D 6} \neq 0$.
$\Rightarrow$ Switching ripple at $\mathrm{f}_{\mathrm{s}}$
$\Rightarrow$ Transformer ripple occurs at $\mathrm{f}_{\mathrm{s}} / 2$ !
3. Selected i and v waveforms vs $2 \mathrm{~T}_{\mathrm{s}}$ in the Bridge Converter


Clearly $Q_{1}$ and $Q_{2}$ cannot both be on at the same time nor $Q_{3}$ and $Q_{4}$ or $V_{g}$ is shorted all other commutations are possible. $D_{1}$ and $D_{2}$ clamp the primary to a maximum of $\mathrm{V}_{\mathrm{g}}$. Note bipolar use of the primary ilm winding. The center tapped secondary winding is unipolar since in each half cycle alternate coils conduct.
4. Other switching schemes over a $2 \mathrm{~T}_{s}$ period are also possible that include.

1. Alternative polarities applied to V (primary) during 1st and $2 n d T_{s}$ periods for duration $D T_{s}$.
2. A dead active switching period during both 1 st and 2nd $\mathrm{T}_{\mathrm{s}}$ periods, where all switches are off.



Explore this possibility for an extra credit HW assignment.

## 5. Switch Stress Review

Estimating the Significant Minimum Parameters of the Power
Semiconductors

| Topology | Bipolar Power Switch |  | MOSFET Power Switch |  | Rectifier(s) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $V_{\text {cEO }}$ | $I_{\text {c }}$ | $V_{\text {DSS }}$ | 10 | $V_{\text {R }}$ | $I_{F}$ |
| Half-bridge | $V_{\text {in }}$ | $\frac{2 P_{\text {out }}}{V_{\text {in(min) }}}$ | $V$ in | $\frac{2 P_{\text {out }}}{V_{\mathrm{in}(\min )}}$ | $2 V_{\text {out }}$ | $I_{\text {out }}$ |
| Full-bridge | $V_{\text {in }}$ | $\frac{1.2 P_{\text {out }}}{V_{\text {ing } \min )}}$ | $V_{\text {in }}$ | $\frac{1.2 P_{\text {out }}}{V_{\text {in( }(\min )}}$ | $2 V_{\text {out }}$ | $I_{\text {out }}$ |

Above the half and full bridge switch stress are estimated.

## C. Push-Pull Transformer Isolated Buck

1. Circuit Topology and Timing

We first show a brief sketch of circuit waveforms in the push-pull circuit. The secondary is the same as the full bridge converter. Here however, the primary winding is also center-tapped.


Notice that the switch voltage stress is nearly $2 \mathrm{~V}_{\text {in }}$ and the switches alternatively conduct the current to the two portions of the center tapped primary winding. When one switch is on the other is off. On the next page we rearrange the schematic and do a full blown analysis to capture circuit waveforms at $f_{\text {sw }} / 2$, with full cycle duration of $2 \mathrm{~T}_{\mathrm{sw}}$.


There are two periods of duration $T_{s}$ per full cycle. In the first $Q_{1}$ is on for $D$ while in the second $Q_{2}$ is on for $D$.

| 1st Ts | 2nd Ts |
| :---: | :---: |
| $\mathrm{Q}_{1}$ on for D putting $+\mathrm{V}_{\mathrm{g}}$ | $\mathrm{Q}_{2}$ on for D putting $+\mathrm{V}_{\mathrm{g}}$ |
| on upper half of primary | on lower half of primary |
| but with + on un-dot side | with + on dotted side |
| Causes $+\mathrm{V}_{\text {s }}$ on | Causes + $\mathrm{V}_{\text {s }}$ on |
| upper right secondary | lower secondary |

As regards the transformer $L_{m}$ we find:
1st Ts: Builds up $\mathrm{i}_{\mathrm{m}}$


2nd Ts : Reduces $\mathrm{i}_{\mathrm{m}}$

$\mathrm{V}_{\mathrm{o}}=\mathrm{nDV}$ g for DC conditions.
2. i and v waveforms vs $2 T_{s}$

$Q_{1}$ is on first $T_{s}$ for $D T_{s}$ and $Q_{2}$ is on second $T_{s}$ for $D T_{s}$ but are $Q_{1}$ and $Q_{2}$ the same? If not, What might occur? How we might avoid this core saturation is given below in section 3 .

First we review the switch stress of the push-pull compared to the half and full bridge covered earlier.

|  | Bipolar PowerSwitch |  | MOSFET Power <br> Switch |  | Rectifier(s) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Topology | $v_{\text {cEO }}$ | $l$ | $V_{\text {DSs }}$ | 10 | $V_{\text {f }}$ | $f_{F}$ |
| Push-pull | $2 V_{\text {in }}$ | $\frac{1.2 P_{\text {out }}}{V_{\text {in(min) }}}$ | $2 V_{\text {in }}$ | $\frac{1.2 P_{\text {out }}}{V_{\text {in(min) }}}$ | $2 V_{\text {out }}$ | $I_{\text {out }}$ |
| Half-bridge | $V$ in | $\frac{2 P_{\text {out }}}{V_{\text {in(min) }}}$ | $V_{\text {in }}$ | $\frac{2 P_{\text {out }}}{V_{\mathrm{in}(\min )}}$ | $2 V_{\text {out }}$ | $I_{\text {out }}$ |
| Full-bridge | $V_{\text {in }}$ | $\frac{1.2 P_{\text {out }}}{V_{\mathrm{in}(\min )}}$ | $V$ in | $\frac{1.2 P_{\text {out }}}{V_{\mathrm{in}(\min )}}$ | $2 V_{\text {out }}$ | $I_{\text {out }}$ |

Note that the push-pull is equivalent to the full bridge in switch stress and better than the half bridge. However, the push-pull is a dangerous circuit as it has a tendency towards core saturation which will cause the transformer input to look like a short and will likely kill the switches. This arises when the flux within the core is inadvertently non-symmetric so that a small DC offset occurs. Unfortunately, this small offset will cause a walk towards saturation over many switch cycles. Usually, current mode feedback must be employed rather than voltage feedback to control this difficulty of push-pull. Also possible, is active core rebalancing as illustrated on the next page.
3. Push-Pull Transformer Balance Problem


Due $\mathrm{V}_{\text {on }}\left(\mathrm{Q}_{1}\right) \neq \mathrm{V}_{\text {on }}\left(\mathrm{Q}_{2}\right)$ and $\Delta \mathrm{t}\left(\mathrm{Q}_{1}\right) \neq \Delta \mathrm{t}\left(\mathrm{Q}_{2}\right)$ we might have a slight offset each clock cycle and $\mathrm{i}_{\mathrm{Lm}}$ is not zero.

Even a small imbalance adds up after 100 switch periods and the transformer will ultimately saturate. Then for example the current on $i\left(Q_{1}\right)$ will shoot up when $L_{m} \rightarrow 0$


Use $\mathrm{I}_{\mathrm{c}}$ (control) as a maximum to sense if $\mathrm{i}_{\mathrm{i} 1}$ gets excessive and shut it down if it does. In practice we never build push pull converter with duty cycle control and voltage. Rather we use current programmed control of Chapter 11. Below we compare switch stress in the topologies of lectures 15 and 16.

## Estimating the Significant Minimum Parameters of the Power

|  | Bipolar Power Switch |  | MOSFET Power Switch |  | Rectifier(s) |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Topology | $V_{\text {CEO }}$ | $l_{\text {c }}$ | $V_{\text {oss }}$ | 10 | $V$ R | $I_{F}$ |
| Flyback | $1.7 V_{\mathrm{in}(\max )}$ | $\frac{2 P_{\text {out }}}{V_{\text {in }(\min )}}$ | $1.5 V_{\text {in(max }}$ | $\frac{2 P_{\text {out }}}{V_{\text {in }(\min )}}$ | $10 V_{\text {out }}$ | $I_{\text {out }}$ |
| One Transistor Forward | $2 V_{\text {in }}$ | $\frac{1.5 P_{\text {out }}}{V_{\text {in(min) }}}$ | $2 V_{\text {in }}$ | $\frac{1.5 P_{\text {out }}}{V_{\text {in }(\min )}}$ | $3 V_{\text {out }}$ | $I_{\text {out }}$ |
| Push-pull | $2 V_{\text {in }}$ | $\frac{1.2 P_{\text {out }}}{V_{\text {in }(\mathrm{min})}}$ | $2 V_{\text {in }}$ | $\frac{1.2 P_{\text {out }}}{V_{\text {in }(\min )}}$ | $2 V_{\text {out }}$ | $I_{\text {out }}$ |
| Half-bridge | $V_{\text {in }}$ | $\frac{2 P_{\text {out }}}{V_{\text {in }(\min )}}$ | $V_{\text {in }}$ | $\frac{2 P_{\text {out }}}{V_{\text {in(min) }}}$ | $2 V_{\text {out }}$ | $I_{\text {out }}$ |
| Full-bridge | $V_{\text {in }} \quad \frac{1}{V}$ | $\frac{1.2 P_{\text {out }}}{V_{\text {in(min) }}}$ | $V_{\text {in }} \quad \frac{1}{V}$ | $\frac{1.2 P_{\text {out }}}{V_{\text {in(min) }}}$ | $2 V_{\text {out }}$ | $I_{\text {out }}$ |


[^0]:    Where various transformer-isolated topologies are commonly used.

