## LECTURE 9

A. Buck-Boost Converter Design

1. Volt-Sec Balance: f(D), steadystate transfer function
2. DC Operating Point via Charge Balance: I(D) in steady-state
3. Ripple Voltage / "C" Spec
4. Ripple Current / "L" Spec
5. Peak Switch Currents and

Blocking Voltages / Worst Case
Transistor Specs
B. Practical Issues for $L$ and $C$

Components

1. Inductor: $L=f(I)$ ?

$$
\mathrm{L}=\mathrm{f}\left(\mathrm{f}_{\mathrm{sw}}\right) ?
$$

a. Cost of Cores
b. Inductor Core Materials

Unique to Each $f_{\text {sw }}$ Choice
c. Core Saturation above i(crit)
$B>B_{\text {sat }}, L=f(i)$
$B<B_{\text {sat }}, L \neq f(i)$
2. Capacitor: $\mathrm{C}\left(\mathrm{f}_{\mathrm{sw}}, \mathrm{i}_{\mathrm{c}}, \mathrm{v}_{\mathrm{c}}\right)$
a. Costs
b. Dielectric Materials
(1) $\varepsilon\left(f_{s w}\right)$
(2) E (breakdown)
C. Appendix

## A. Buck-boost Converter Design

## 1. Volt-Sec Balance: $f(D)$, steady-state transfer function

We can implement the double pole double throw switch by one actively controlled transistor and one passive diode controlled by the circuit currents so that when $Q_{1}$ is on $D_{1}$ is off and when $Q_{1}$ is off $D_{1}$ is on.

General form

$Q_{1}-D_{1}$ Switch Implementation


Two switch cases occur, resulting in two separate circuit topologies.
Case 1: SW 1 on, SW 2 off; Transistor $Q_{1}$ is on
Knowing $\mathrm{V}_{\text {out }}$ is negative means diode $\mathrm{D}_{1}$ is off and load is not connected to input. This is a unique circuit topology as given below. Only $Q_{1}$ is active turned on/off by control signals.
Input Circuit
Topology:


Output Circuit

Topology:

$\mathrm{i}_{\mathrm{C}}+\mathrm{i}_{\mathrm{R}}=0 \Rightarrow \mathrm{i}_{\mathrm{C}}=\mathrm{i}_{\mathrm{R}}$
$\left|i_{C}\right| \equiv\left|i_{R}\right|$ as they form a loop. Later we will see that actually $v_{0}$ is negative.

Case 2: SW 2 on, SW 1 off; Transistor $Q_{1}$ is off as set by external control signal applied to $Q_{1}$. This is a second circuit topology given on the next page.
Knowing $i_{L}$ cannot change at switch since $i_{L}=\frac{\int v_{L} d t}{L}$, no need to actively control the diode with any control signals. It is automatically turned on by $i_{L}$ flow to the left. The diode is automatically turned off by current flow to the right.

For $\mathrm{DT}_{\mathrm{s}}, \mathrm{SW}$ in $\underline{1}$ :


For $\mathrm{D}^{\prime} \mathrm{T}_{\mathrm{s}}, \mathrm{SW}$ in $\underline{\underline{2}}$ :


We calculate the DC Transfer Function $f(D)$ via $V_{L}$ vs. time and voltsec balance over both $D T_{s}$ and $D^{\prime} T_{s}$.


$$
\begin{aligned}
& V_{g} D T_{s}+V_{o} D^{\prime} T_{s}=0 \\
& \frac{V_{0}}{V_{g}}=\frac{-D}{D^{\prime}}=\frac{-D}{1-D}=f(D)
\end{aligned}
$$

This is the Buck-Boost DC transfer function
By symmetry and power conservation $\mathrm{I}_{0} / \mathrm{l}_{\mathrm{in}}=\mathrm{D}^{\prime} / \mathrm{D}$ so that
$P_{\text {in }}=P_{\text {out }}$ neglecting losses.
Example: For a buck-boost circuit topology.
$V_{0}=-20, V_{g}=30$. Find $D$ and $D^{\prime}$ in steady state.
$\frac{V_{0}}{V_{g}}=\frac{-D}{1-D} \Rightarrow D=\frac{V_{0}}{V_{0}-V_{g}}$
$D=\frac{-20}{-50}=0.4$ and $D^{\prime}=0.6$
Clearly D would vary with other PWD circuit DC - DC converter topologies even for the same $\mathrm{V}_{\mathrm{g}}$ and $\mathrm{V}_{0}$.
If we further specified $R_{L}$ as $4 \Omega$ then lout $=20 \mathrm{~V} / 4 \Omega=5 \mathrm{~A}$.
$P_{\text {out }}=I_{\text {out }} V_{\text {out }}=5^{*} 20=100 \mathrm{~W}$. for a lossless converter
$P_{\text {in }}=100 \mathrm{~W}$ and $I_{\text {in }}=100 / 30$. What is $i_{L}$ ? Is it $l_{\text {in }}$ or $I_{\text {out }}$ ?
Actually $\mathrm{I}_{\mathrm{L}}$ will be the sum of $\mathrm{I}_{0}$ and $\mathrm{I}_{\text {in }}$ or 8.33 A as shown below. This trips up new students!

## 2. DC Current Operating Point in a Buck-boost circuit via Capacitor charge balance

We will show below by separate calculation that $I_{L}=I_{0}+I_{\text {in }}$.


We find that the inductor current is:

$$
\begin{gathered}
\mathrm{L}_{\mathrm{L}} \equiv-\frac{\mathrm{V}_{0}}{R D^{\prime}} \\
\text { and } / \text { or } \\
\mathrm{L}_{\mathrm{L}} \equiv \frac{\mathrm{~V}_{\mathrm{g}} \mathrm{D}}{\left(\mathrm{D}^{\prime}\right)^{2} R}
\end{gathered}
$$

Example: $\mathrm{V}_{\mathrm{o}}=-20 \mathrm{~V}, \mathrm{~V}_{\mathrm{g}}=30 \mathrm{~V}$ and $\mathrm{R}=4 \Omega$.

$$
\mathrm{L}=\frac{-(-20)}{(4)(0.6)}=8.33 \mathrm{~A} \text { which is } \mathrm{l}_{\text {in }}+\mathrm{I}_{\text {out }}
$$

Plots of the DC voltage transfer function $M(D)$ and $I(D)$ shown below are not dependent on our choice of the switching frequency explicitly. Again a jitter in the switching frequency $\Delta t$ can cause big changes in $V_{\text {out }}$.

D : $=0,0.01 . .0 .99999$

$M(D)$ is the transfer function relating the input Vg and the output V .

$I(D)=\frac{D}{(1-D)^{2}}$
$I(D)$ is the function $1 /(\mathrm{Vg} / \mathrm{R})$.


Output is inverted!

$$
\frac{V}{V_{g}}=M(D)
$$

As $D \rightarrow 1$
$M(D) \rightarrow-\infty$ (Won't occur in practice)
$\frac{I}{V g / R}=I(D)$
As $D \rightarrow 1$ I(D) $\rightarrow+\infty$

Won't occur in practice
N.B. for HW \#2, how valid is the claim that $M(D)$ and $I(D)$ are not $f\left(f_{s w}\right)$ ? Be specific and quantitative.

What about $M(D)$ or $f(D)$ being sensitive to the level of the load current?

For HW \#2, also explain how simple power conservation can tell us that $I($ in $)=M(D) I(o u t)$ as we outlined.

## 3. Choice of $C$ value via ripple voltage spec across $C$

Choice of $C$ value via ripple voltage spec across $C$ is $\Delta v_{C}=\frac{\int i_{C} d t}{C}$. Knowing charge balance occurs in steady state. Again $\mathrm{V}_{0}$ is inverted with respect to $\mathrm{V}_{\mathrm{g}}$.


$$
\begin{aligned}
& 2 \Delta v_{C}=\frac{V_{0} D T_{S}}{R C} \\
& \mathrm{C} \equiv \frac{-\mathrm{V}_{0} D T_{S}}{2 \Delta v R} \\
& \mathrm{C} \text { required to employ in } \\
& \text { order to have specified } \\
& \mathrm{V}_{\text {out }} \text { ripple }
\end{aligned}
$$

Example: $V_{0}=-20, \Delta v=1 / 2 \%$
Here we have a tighter $\Delta v$ spec of 0.1 V .
C required for various $\mathrm{f}_{\mathrm{sw}}$

| f: 40 KHz | 400 KHz | 4 MHz |
| :--- | :--- | :--- |
| C: $250 \mu \mathrm{~F}$ | $25 \mu \mathrm{f}$ | $2.5 \mu \mathrm{~F}$ |

Which C is smaller and cheaper?
What are the practical $f$ limits for capacitors?
Do capacitors have any losses?
Finally, all capacitors have parasitic inductance associated with them due to wire leads on the capacitors. This introduces resonant frequencies. A typical case might be the $25 \mu \mathrm{~F}$ capacitor with L(lead
parasitic) $=20 \mathrm{nH}$ (usually $5 \mathrm{nH} / \mathrm{cm}$ of lead wire) of $\mathrm{f}_{\mathrm{R}}=225 \mathrm{kHZ}\left(\mathrm{w}_{\mathrm{R}}\right.$
$\left.=\frac{1}{\sqrt{L C}}=2 \pi f_{R}\right)$.
What occurs if $f_{R}$ is close to the switching frequency $f_{s}$ ?

## 4. L value requirement via ripple current specification for quasi-static conditions.

The ripple current through $L$ is $\Delta i_{\mathrm{L}}=\frac{\int \mathrm{V}_{\mathrm{L}} \mathrm{dt}}{\mathrm{L}}$, and knowing volt-sec balance occurs in steady state.


$$
\begin{aligned}
& 2 \Delta i_{L}=\frac{V_{g} D T_{s}}{L} \\
& L \equiv \frac{V_{g} D T_{s}}{2 \Delta i_{L}}
\end{aligned}
$$

L required for given $\mathrm{i}_{\mathrm{L}}$ ripple is a function of $\mathrm{f}_{\mathrm{sw}}$

Example: $\mathrm{I}_{\mathrm{DC}}=8.33 \mathrm{~A}, \Delta \mathrm{I}=10 \%=0.83 \mathrm{~A}, \mathrm{D}=0.4$ $L$ required at $f_{\text {sw }}$
f: 40 kHz
400 kHz
4 MHz
L: $179 \mu \mathrm{H}$
$17.9 \mu \mathrm{H}$
$1.79 \mu \mathrm{H}$

Which $L$ is smaller and cheaper? What limits the $f_{s w}$ for inductors? Do inductors have losses?

## 5. Peak currents and voltages versus transistor specs

The peak on current / peak off voltage specification must be met by the switches. $\Delta i_{L}$ values effect maximum values of $I_{\text {peak }}$ in the switches employed. i > i(critical) kills a solid state switch in nanoseconds. When switches turn-off peak stand-off voltages can also damage switches. $\Delta v$ (ripple) sets V (peak) values.

Transistors are rated by both
$I_{D C}(\max )$ - Depends on heat sink and power in TR.
$I_{\text {peak }}$ (max) - If this is exceeded, TR is dead. No
second chances
As well as by maximum rms values.
Diodes are the same as regards $\mathrm{i}>\mathrm{i}($ critical).
Consider the $i_{L}$ waveform given below vs. time.


For complex waveforms $\Delta i_{L}$ is measured from the $I_{D C}$ baseline and is so defined throughout.

Some typical waveforms and rms values:


$$
I_{\text {rms }}=I_{\text {peak }} \sqrt{D}
$$

$$
\mathrm{I}_{\mathrm{rms}}=\mathrm{I}_{\mathrm{dc}} \sqrt{\mathrm{D}} \sqrt{1+\frac{1}{3}\left(\frac{\Delta \mathrm{i}}{\mathrm{I}_{\mathrm{dc}}}\right)}
$$

Fortunately, in Appendix I of Erickson's text (pgs. 703-707) there are summarized many common waveforms and associated RMS values. Hence, the definitions of peak currents, effective DC currents, and rms are all unique. Likewise manufacturers spec sheets for devices will give all three current spec's.

$$
\begin{aligned}
& I_{\text {peak }}=I_{\mathrm{DC}}\left(\text { during } D T_{\mathrm{s}}\right)+\Delta \mathrm{i}\left(\text { during } D T_{\mathrm{s}}\right) \leftarrow 10-60 \% \text { of } I_{\mathrm{DC}} \\
& \text { Device loss: } P_{\mathrm{av}}=I_{\text {ms }} V_{\text {on,rms }} \leftarrow \text { per cycle }
\end{aligned}
$$

Note: $I_{D C}$ above is not $I_{\text {rms }}$

$$
P_{\mathrm{av}}=f_{\mathrm{sw}} P_{\mathrm{rms}, \text { cycle }}
$$

Now we are using " D " to vary $\mathrm{V}_{0}$ via duty cycle control of applied voltage $\mathrm{V}_{\mathrm{g}}$. Later, in Chapter 11, we will introduce current control of PWM dc-dc converters. One nice feature of current control is that we can limit $\mathrm{i}_{\text {peak }}$ by $\mathrm{i}_{\text {control }} \equiv \mathrm{i}_{\text {max }}$. That is, if $\mathrm{i}_{\text {control }}$ is exceeded the transistor is turned off and peak current damage can never occur.


## Example:

-DC operating point $P_{\text {out }}$ of buck-boost for $V_{0}=20 \mathrm{~V}$ and $R=4 \Omega$ is 100 W .

$$
\Rightarrow I_{d c} \approx 8.33 \mathrm{~A}
$$

-Consider these ac conditions during $\mathrm{DT}_{\mathrm{s}}$ :

$$
\begin{array}{cl}
10 \% \text { ripple } & 50 \% \text { ripple } \\
\Delta \mathrm{i}=0.833 \mathrm{~A} & \Delta \mathrm{i}=4.17 \mathrm{~A} \\
\mathrm{I}_{\mathrm{pk}}=9.17 \mathrm{~A} & \mathrm{I}_{\mathrm{pk}}=12.5 \mathrm{~A}
\end{array}
$$

What about the cost of transistors and diodes to handle the peak currents?
vs.
The cost of additional value inductors to reduce $\mathrm{I}_{\mathrm{pk}}$ ?
In this buck-boost circuit is $I_{p k}$ the same for the diode and the transistor?


## B. Practical Issues for Inductive and Capacitive Components

We talked briefly about skin effect in wires at high frequencies in lecture 3. Now we briefly talk about capacitors and inductors at high frequencies. It is worthwhile to know early that the circuit elements are not what we first imagine but are rather very complex in their behavior due to parasitics and non-linear effects.

## 1. Inductors (costs, saturation, materials)

Copper wire is wound around a magnetic core

$$
\begin{aligned}
& L=\frac{\mu N^{2}}{a} \\
& R=\frac{\ell}{\mu \mathrm{A}} \text { magnetic reluctance of flux } \\
& \Rightarrow L=\frac{\mu \mathrm{N}^{2} \mathrm{~A}}{\ell} \text { It appears } L \neq f\left(i_{\mathrm{L}}\right)
\end{aligned}
$$

For a fixed $L$ we can trade the amount of copper wire $\left(\mathrm{N}^{2}\right)$ for the amount of iron core (A) to achieve a desired value of $L$. We can also trade copper wire vs. core material choice depending on the size, weight and cost requirements. Core permeability itself varies with
frequency and the term $\mathrm{Ni}=\mathrm{H}$. Where N is the number of wire turns on the core and $I$ is the current in the wire.

## a. Big L costs material and money:

(1) $\mathrm{N}^{2}$ - number of turns of wire: costs in copper.
(2) $\mathrm{A} / \mathrm{l}$ - Area of magnetic material/length $\Leftarrow$ costs in core size. Note you can trade core for copper to the extent we don't saturate the core.
(3) Higher $\mu$ material at given frequency costs. No materials have high $\mu$ above 1 MHz .

## b. Various core materials for $\mathrm{f}_{\mathrm{sw}}$ :

(1) $60 \mathrm{~Hz}-20 \mathrm{kHz}$ Iron cores are O.K., $\mu=1000$
(2) $20-80 \mathrm{kHz}$ powdered iron, metal-glass, $\mu=100$
(3) $80-400 \mathrm{kHz}$ use ferrite cores, $\mu=10-100$


These losses limit upper $f_{s w}$ to $0.5-1 \mathrm{MHz}$ for present cores. Perhaps with time low loss cores which operate at 10 Mhz can be found.

## c. Saturation of flux

Actually the inductance $\mathrm{L}\left(\mathrm{i}_{\mathrm{L}}\right)$ at high currents and for $\mathrm{i}>\mathrm{i}$ (critical) L will suddenly decrease precipitously. This may cause higher currents and these kill solid state devices as well that are in series with the inductance.


We want to operate at $\mathrm{H}<\mathrm{H}$ (critical) or B below B (saturation).
$\mu=\mu_{\mathrm{r}} \mu_{0}$ only if $\mathrm{B}<\mathrm{B}_{\text {sat }}$ with $\mathrm{B}_{\text {sat }}$ units $\mathrm{Wb} / \mathrm{m}^{2} \equiv$ Tesla;

| Core Material | Maximum $\mathrm{B}_{\text {sat }}$ | $\mathrm{f}_{\text {sw }}(\mathrm{max})$ due to losses |
| :---: | :---: | :---: |
| Iron | ~1-2 Tesla | kHz |
| Powdered iron | $\sim 1 / 2$ to 1 Tesla | 40 kHz |
| Metal-glass | $\sim 1 / 2$ Tesla | 100 kHz |
| Ferrite | $\sim 1 / 4-1 / 2$ Tesla | MHz |

There is an apparent $B_{\text {max }}{ }^{\star} f_{\text {max }}$ product that no core materials will exceed today. See chapters 12-14 in Erickson. Finally, in any analysis of magnetic materials try to include parasitic inductor effects as well due to flux leakage from the core. That is flux will leak out from a transformer core, for example, and cause parasitic inductor that is located before the ideal transformer. This causes lots on unexpected voltages in transformer circuits due to LEAKAGE INDUCTANCE.

## 2. Capacitor is $\frac{\varepsilon A}{d}=f\left(f_{s w}\right)$

## a. Costs

Dielectric material choice for $\varepsilon\left(\mathrm{f}_{\mathrm{sw}}\right)$ to achieve high C values.

Low f caps $\uparrow \varepsilon$
High f caps $\downarrow \varepsilon$
$\Rightarrow C=f\left(f_{s w}\right)$

$V_{\mathrm{c}} / \mathrm{D} \equiv \mathrm{E}_{\mathrm{c}} \Rightarrow$ must not exceed break-
down of material

Vacuum caps are best but since $\varepsilon=\varepsilon_{0}$ they are large and costly.

## b. Capacitor Dielectric Materials

$\bullet \varepsilon(f)$ matched to $f_{s w}$

- Material choice for $\varepsilon$ is compatible with $E($ breakdown)
-Loss vs. f
The top circuit in the figure below shows the circuit model for a capacitor including:
$R_{w}$ (wire losses due to skin effects at $f_{s w}$ ) >> $R_{\text {wire }}$
$L_{w}$ (wire inductance) which is typically $500 \mathrm{nH} / \mathrm{m}$ or $5 \mathrm{nH} / \mathrm{cm}$.
Beware $L_{w}$ of $5 \mathrm{nH} / \mathrm{cm}$ with a di/dt $=50 \mathrm{~A} / 200 \mathrm{~ns}$ through a capacitor with lead lengths of only 8 cm we can drop 100 V across $L_{w}$ even before we place any voltage across C . Moreover, we could have a series resonant circuit at

$$
\mathrm{w}=\frac{1}{\sqrt{\mathrm{~L}_{\mathrm{w}} \mathrm{C}}} \text { if } \mathrm{R}_{\text {leak }} \text { is large. }
$$



Figure 11.6 Steps in simplifying the equivalent circuit.

By simplifying the model as shown, we can derive the equivalent series resistance (ESR) used by C manufacturers.

$$
\begin{aligned}
& \mathrm{ESR}=\mathrm{R}_{\mathrm{w}}+\frac{1}{\mathrm{w}^{2} \mathrm{R}_{\text {leak }} \mathrm{C}^{2}} \\
& \tan \delta=\mathrm{w} C(E S R) \cong \frac{1}{w^{\text {leak }} \mathrm{C}}
\end{aligned}
$$

If $R_{w}$ is small then:
$\tan \delta=\frac{w C}{w^{2} R_{\text {leak }} C^{2}}=\frac{\frac{1}{\mathrm{w}^{2} C}}{\mathrm{R}_{\text {leak }}} \quad$ which measures capacitor loss
In terms of known measurements usually $\tan \delta$ is specified for a capacitor so:
$(E S R)=\tan \delta / w C$
The ESR of a capacitor will decrease as $w$ increases for a fixed $\tan \delta$.

Example \#1: A $100 \mu \mathrm{~F}$ electrolytic C has 5 cm long leads and internal L of 15 nH . We are given $\tan \delta=0.2$, constant for all $\mathrm{f}<100$ kHz . Find: w(resonance) of C
$\mathrm{L}_{\text {total }}=15+5^{*} 5 \mathrm{nH}=40 \mathrm{nH}$
$\mathrm{w}_{\mathrm{R}}=\frac{1}{\sqrt{40 * 100}}=80 \mathrm{kHz}$
Choose $\mathrm{f}_{\mathrm{sw}}$ well below $\mathrm{w}_{\mathrm{R}}$, say 20 kHz and find ESR there.
$\operatorname{ESR}(20 \mathrm{kHz})=\tan \delta / \mathrm{wC}=8 \mathrm{~m} \Omega$
Example \#2: A $2 \mu \mathrm{~F}$ C has an L (total) $=25 \mathrm{nH}$ and $\tan \delta=0.01$ is constant from 50 Hz to 200 kHz . Find the resonant frequency.
$\mathrm{w}_{\mathrm{R}}=\frac{1}{\sqrt{25 \mathrm{nH} * 2 \mu \mathrm{~F}}}=0.7 \mathrm{MHz}$
Calculate ESR at 120 Hz and 120 kHz
$\operatorname{ESR}(120 \mathrm{~Hz})=\tan \delta / w C=6 \Omega$
$\operatorname{ESR}(120 \mathrm{kHz})=\tan \delta / \mathrm{wC}=6 \mathrm{~m} \Omega$
Again for a fixed tan $\delta$ ESR decreases as $f$ increases.
Extra Credit: For Homework \#2 please review the properties of practical dielectric capacitors in the range of 0.1 to 1 MHz . Talk about tan $\delta$ and realistic $\mathbf{R}$ for real capacitors.

## C. Appendix 1

## RMS Values of Commonly-Observed Converter Waveforms

The waveforms encountered in power electronics converters can be quite complex, containing modulation at the switching frequency and often also at he ac line frequency. During converter design, it is often necessary to compute the rms values of such waveforms. In this appendix, several useful formulas and tables are developed which allow these rms values to be quickly determined.

RMS values of the doubly-modulated waveforms encountered in PWM rectifier circuits are discussed in section 18.1.

## A 1.1 Some common waveforms

DC, Fig A 1.1:
$r m s=I$


DC plus linear ripple, Fig A 1.2:
$r m s=I \sqrt{1+\frac{1}{3}\left(\frac{\Delta i}{I}\right)^{2}}$


Square wave, Fig. A 1.3:
$r m s=I_{p k}$


Center-tapped bridge winding waveforms, Fig. A1.10:

$$
r m s=\frac{1}{2} I_{p k} \sqrt{1+D}
$$



General stepped waveform, Fig. A1.11:

$$
r m s=\sqrt{D_{2} I_{1}^{2}+D_{2} I_{2}^{2}+\ldots}
$$



## A 1.2 General piecewise waveform

For a periodic waveform composed of $n$ piecewise segments as in Fig. A 1.12, the rms value is
$r m s=\sqrt{\sum_{k=1}^{n} D_{k} u_{k}}$


Where $D_{k}$ is the duty cycle of segment $k$, and $u_{k}$ is the contribution of segment $k$. The $u_{k}$ 's depend on the shape of the segments - several common segment shapes are listed below:

## 1. Constant segment, Fig A 1.13:


2. Triangular segment, Fig. A 1.14:

3. Trapezoidal segment:

$$
D_{3}=(0.1 \mu s)(10 \mu s)=0.01
$$

$$
u_{3}=\left(I_{1}^{2}+I_{1} I_{2}+I_{2}^{2}\right) / 3=148 A^{2}
$$

## 4. Constant segment

$$
D_{4}=(5 \mu s)(10 \mu s)=0.5
$$

$$
u_{4}=I_{2}^{2}=(2)^{2}=4 A^{2}
$$

5. Triangular segment
$D_{5}=(0.2 \mu s)(10 \mu s)=0.02$
$u_{5}=I_{2}^{2} / 3=(2)^{2} / 3=1.3 A^{2}$
6. Zero segment
$u_{6}=0$
The rms value is
$r m s=\sqrt{\sum_{k=1}^{6} D_{k} u_{k}}=3.76 \mathrm{~A}$
Even though its duration is very short, the current spike has a significant impact on the rms value of the current - without the current spike, the rms current is approximately 2.0 A .
