Fig. 1. A simplified schematic of a single-phase buck regulator (a) illustrates its two states of operation. In state one, S1H is closed and S1L is open, so that the input sources energy to the output and L1 stores energy (b). In state two, S1L is closed and S1H is open, so that L1 sources energy to the load (c).
Fig. 1. A simplified schematic demonstrates operation of the hysteretic voltage-mode voltage regulator (a) with waveforms (b) depicting ideal operation.
Fig. 2. A current through the output capacitor (a) produces three separate ripple voltage waveforms—the voltage across the ESR (b), the voltage across the ESL (c) and the voltage across an ideal capacitor with an initial value at the beginning of the high-side Q1 on-time (d). The sum of these three voltages is the composite output voltage ripple (e).
LM3671 Typical application circuit

- \( V_{\text{IN}} \): 2.8V to 5.5V
- \( C_{\text{IN}} \): 10 \( \mu \text{F} \)
- \( L_1 \): 2.2 \( \mu \text{H} \)
- \( C_{\text{OUT}} \): 10 \( \mu \text{F} \)

LM3671 Efficiency vs. load current

- Efficiency (%)
- Output current (mA)
- \( V_{\text{OUT}} = 1.8V \)
- \( V_{\text{IN}} = 3.0V \)
- \( V_{\text{IN}} = 2.6V \)
- \( V_{\text{IN}} = 4.5V \)

Notes:
- \( F_{\text{SW}} < 2 \text{ MHz} \)
- Ceramic caps
- Chapter 3
Fig. 4. Ripple current for the input capacitors reaches a worst case of $I_{OUT}/2 = 0.5$ when the variable input voltage equals twice the fixed output voltage.