Destination Tag Routing Techniques Based on a State Model for the IADM Network
Darwen Rau, Jose A. B. Fortes, Member, IEEE, and Howard Jay Siegel, Fellow, IEEE

Abstract—A "state model" is proposed for solving the problem of routing and rerouting messages in the Inverse Augmented Data Manipulator (IADM) network. Using this model, necessary and sufficient conditions for the reroutability of messages are established, and then destination tag schemes are derived. These schemes are simpler, more efficient, and require less complex hardware than previously proposed routing schemes. Two destination tag schemes are proposed. For one of the schemes, rerouting is totally transparent to the sender of the message and any blocked link of a given type can be avoided. Compared with previous works that deal with the same type of blockage, the time-space complexity is reduced from $O(\log N)$ to $O(1)$. For the other scheme, rerouting is possible for any type of link blockage. A universal rerouting algorithm is constructed based on the second scheme, which finds a blockage-free path for any combination of multiple blockages if there exists such a path, and indicates absence of such a path if there exists none. In addition, the state model is used to derive constructively a lower bound on the number of subgraphs which are isomorphic to the Indirect Binary $n$-Cube network in the IADM network. This knowledge can be used to characterize properties of the IADM networks and for permutation routing in the IADM networks.

Index Terms—Cube network, data manipulator network, destination-tag routing, fault tolerance, interconnection network, multiprocessor, parallel processing, state model.

I. INTRODUCTION

T

his paper discusses novel and efficient techniques for routing and rerouting messages in the Inverse Augmented Data Manipulator (IADM) network [9]. These results are based on a new approach, the "state model," which characterizes and correlates the topologies of the IADM and Indirect Binary $n$-Cube networks, and leads to efficient exploitation of the redundancy available in the IADM network.

Considerable research has been dedicated to the design of multistage interconnection networks for multiprocessor systems. The class of data manipulator networks, introduced in [3], includes, among others, the Augmented Data Manipulator (ADM) network [17], the IADM network [9], and the Gamma network [13], [14]. The IADM network and the ADM network differ only in that the input side of one of them corresponds to the output side of the other and vice versa. The Gamma and the IADM networks are topologically equivalent; however, they use switches of different types. Each $3 \times 3$ crossbar switch used in the Gamma network can connect simultaneously all three inputs to all three outputs whereas each switch used in the IADM network can connect only one of its three inputs to one or more of its three outputs. The main interest of this paper is the study of the IADM network; both the one-to-one and permutation routings are considered. The schemes proposed for routing and rerouting messages in the IADM network are also applicable to the Gamma network.

Perhaps the most popular class of multistage networks is the multistage cube-type networks such as the Indirect Binary $n$-Cube [15], Omega [6], Baseline [20], Generalized Cube [18], STARAN flip [2], and a special case of SW-Banyan [4] networks. Among the main advantages of these networks are their very efficient destination tag routing schemes, partitionability, $O(N \log_2 N)$ cost, and ability to pass useful permutations [16]. Some results of this paper are based on characteristics of the Indirect Binary $n$-Cube network (hereon referred to as the ICube network). Since the cube-type networks mentioned above are all topologically equivalent [16], [17], [20], [21], the results in this paper are also relevant to any of them.

The ICube network is composed of $n = \log N$ stages labeled from 0 to $n - 1$. Each stage consists of $N$ connection links and $N/2$ interchange (switches) boxes. The structure of the network is such that two input links of an interchange box differ only in the $i$th bit of their labels; the upper links have a "0" in the $i$th bit and the lower links have a "1." Fig. 1 illustrates an ICube network of size $N = 8$ and two possible states of an interchange box, "straight" and "exchange." Since this paper considers only one-to-one and permutation routing, broadcast states are not shown.

The IADM network is composed of $n$ stages labeled from 0 to $n - 1$. Each stage consists of $3N$ connection links and $N$ switching elements. An extra column of switches is appended at the end of the last stage as the output switches and is referred to as stage $n$. Each switch $j$ at stage $i$ has three output links to switches $(j - 2^i) \mod N$, $j$, and $(j + 2^i) \mod N$ of the succeeding stage. Each switch selects one of its input links and connects it to one or more output links. Fig. 2 illustrates an IADM network of size $N = 8$.

In a multistage interconnection network, the path connecting the source of a message to its destination is determined by a routing scheme that specifies the switching state of each

Manuscript received October 15, 1987; revised August 12, 1991. This work was supported in part by the National Science Foundation under Grant 8419745, by the Innovative Science and Technology Office of the Strategic Defense Initiative Organization and was administered through the Office of Naval Research under Contract 00014-84-4-0723, and by the Supercomputing Research Center under Contract MDA904-85-C-5027.

D. Rau was with the School of Electrical Engineering, Purdue University, West Lafayette, IN 47907. He is now with AT&T Bell Laboratories, Naperville, IL 60566.

J. A. B. Fortes and H. J. Siegel are with the Parallel Processing Laboratory, School of Electrical Engineering, Purdue University, West Lafayette, IN 47907.

IEEE Log Number 9105580.

0018-9340/92$03.00$0 © 1992 IEEE
switch in the path. Routing schemes are considerably simpler for the cube-type networks than for the data manipulator-type networks. In cube-type networks, the interchange box at stage \(i\) needs to examine the \(i\)th bit of the binary representation of the destination address of an incoming message. If the \(i\)th bit is 0, then the upper output of the box is taken. If the \(i\)th bit is 1, the lower output of the box is taken. These schemes are known as destination tag routing schemes [6] and are extremely efficient and simple to implement. Unlike cube-type networks, in the IADM and other data manipulator-type networks there are several paths between any source \(s\) and destination \(d\) (\(s \neq d\)) and each switching element has at least three switching states. Previously proposed routing schemes [9], [10], [13] for the IADM network can be thought of as distance tag schemes; that is, they require calculation of the distance from source to destination in order to generate routing and rerouting tags. The rerouting schemes in these works are basically finding an alternate representation, which specifies an alternate routing path, for the distance.

McMillen and Siegel [9] proposed three dynamic rerouting techniques for the IADM network for avoiding faulty or blocked \(\pm 2^i\) (nonstraight) links. The first and the second schemes require that switches be capable of performing two’s complement and \(\pm 2^i\) addition operations, respectively. The third scheme requires one extra tag bit which is dynamically updated as the message propagates toward the destination. In [10], the work of [9] was expanded, and a single-stage look-ahead scheme was proposed to avoid certain types of straight link faults. This improved scheme also requires two’s complement operations.

Parker and Raghavendra [13] used redundant number representation and proposed an algorithm capable of finding all routing paths, which, effectively, are the redundant number representations for the distance between the source and the destination. Because of the complexity of the algorithm, the cost of computation is prohibitively large so that it is infeasible to implement the algorithm in order to achieve dynamic routing [19]. In addition, although the algorithm can generate all routing tags for any distance, there is no specific work on rerouting schemes in [13], [14].

Lee and Lee [7] proposed signed bit difference tag and destination tag local control algorithms for the ADM and IADM networks that require no computation for the distance between the source and the destination. But their local control algorithms can only find one routing path for each source and destination pair. If the need for rerouting arises, they still resort to the distance tag schemes to find alternate paths.

Past research has shown interesting relationships between data manipulator and cube-type networks. For example, because it is possible to embed the Generalized Cube network in the ADM network [1], [17], the set of interconnections implementable by the ADM network is a superset of that of the Generalized Cube network. This fact and the existence of multiple paths between any source \(s\) and destination \(d\) (\(s \neq d\)) in the ADM network suggests that the ADM network can be thought of as a fault-tolerant Generalized Cube network. Analogously, the IADM network can be regarded as a fault-tolerant ICube network. Since the permutations realizable by cube-type networks are well studied, the identification of possible embeddings of the ICube network in the IADM network can help characterize the permutation capabilities of this network. A contribution to the precise understanding of these notions is made in this paper; it consists of the identification of a large number of distinct subgraphs of the IADM network that are isomorphic to the ICube network.

Section II of this paper introduces a state model to describe and correlate topologies of the ICube network and the IADM network. Necessary and sufficient conditions to perform rerouting in the IADM network are derived in Section III. In Section IV, two routing and rerouting schemes are proposed.

---

1. While topologically equivalent, the ICube and Generalized Cube I/O ports are addressed so that their interrelationship is the same as that of the IADM and ADM network, i.e., the input and output sides are interchanged.
II. STATE MODEL DESCRIPTION FOR THE ICUBE AND IADM NETWORKS

Multistage networks can be modeled as graphs by treating interchange boxes (also called switching elements) and links of the network as nodes and edges of the graph, respectively. Another equivalent graph model [1], [8] results if interchange boxes are associated with edges, and links with nodes. Both models are exemplified in Figs. 1 and 3 for the ICube network.

The IADM network is shown in Fig. 2 according to the first model. The design of switches based on both models is discussed in [11]. Clearly, the ICube network in Fig. 3 can be regarded as being a subgraph of the IADM network in Fig. 2. Henceforth, the second model is always assumed when referring to the ICube network (i.e., Fig. 2) and the first model is assumed when dealing with the IADM network.

With respect to these graph models, the nodes and the edges of the graph refer to the switches and the links of the networks, respectively. The number of switches at each stage of a network is denoted \(N\) and \(n = \log_2 N\) refers to the number of stages. The switches of each stage are labeled from 0 to \(N-1\) from the top to the bottom. Any integer \(j\) has a binary representation \(j = j_0 j_1 \cdots j_{n-1}\), where \(j_{n-1}\) is the most significant bit and \(n\) denotes the number of bits. The notation \(j_{r:s}\) means the bits of \(j\) starting at \(j_r\) and ending at \(j_s\), where \(r \leq s\). Bit \(j_i\) is 1’s complement of bit \(j_i\). Throughout this paper, \(j\) and \(j + a\), where \(a\) is some constant, are reserved to represent labels of switches. Also modulo \(N\) arithmetic is assumed, e.g., \(j + a \mod N\). The notation \(j_i\) is used to indicate that a switch \(j\) belongs to stage \(i\) and \((j' \in S_i, j'' \in S_{i+1})\) is used to represent a link at stage \(i\) joining \(j' \in S_i\) and \(j'' \in S_{i+1}\). A sequence of switches of contiguous stages \((j' \in S_i, j'' \in S_{i+1}, \cdots, j''' \in S_{i+k})\) is used to represent a path from \(j' \in S_i\) to \(j''' \in S_{i+k}\).

Notation and terminology required for the characterization of network topologies and destination tag routing schemes are introduced next. A switch \(j\) of stage \(i\) is an even\(_i\) switch if \(j_i = 0\) and an odd\(_i\) switch if \(j_i = 1\). Fig. 2 identifies even\(_i\) and odd\(_i\) switches at different stages of the IADM network of size \(N = 8\). Let \(t_i\) represent a tag bit and define the functions \(\Delta C_i\) and \(\Delta C_i^\dagger\) that represent connection links at stage \(i\) as

\[
\Delta C_i(j, t_i) = \begin{cases} 
0 & \text{if } j \text{ is an even}_i \text{ switch and } t_i = 0 \\
0 & \text{if } j \text{ is an odd}_i \text{ switch and } t_i = 1 \\
-2^* & \text{if } j \text{ is an odd}_i \text{ switch and } t_i = 0 \\
+2^* & \text{if } j \text{ is an even}_i \text{ switch and } t_i = 1
\end{cases}
\]

\[
\Delta C_i^\dagger(j, t_i) = -\Delta C_i(j, t_i).
\]

Also, define the functions \(C_i(j, t_i) = j + \Delta C_i(j, t_i)\) and \(C_i^\dagger(j, t_i) = j + \Delta C_i^\dagger(j, t_i)\). These definitions imply the following lemma of fundamental importance to the results of this paper.

Lemma 2.1:

\[
C_i(j, t_i) = j_0 t_{i-1} t_i j_{i+1:n-1}
\]

\[
C_i^\dagger(j, t_i) = j_0 t_{i-1} t_i j_{i+1:n-1}
\]

for some value of \(j_{i+1:n-1}\) which depends on \(j\) and \(t_i\).

Proof: If \(j\) is an even\(_i\) switch and \(t_i = 0\), then \(C_i(j, t_i) = \overline{C}_i^\dagger(j, t_i) = j\). If \(j\) is an odd\(_i\) switch and \(t_i = 1\), then \(C_i(j, t_i) = \overline{C}_i^\dagger(j, t_i) = j\). If \(j\) is an odd\(_i\) switch, \(t_i = 0\), then \(C_i(j, t_i)\) results from subtracting 1 from \(j_i\). Since \(j\) is an odd\(_i\) switch, \(j_i = 1\), no borrow is generated and all remaining bits of \(j\) are unchanged; however, \(C_i^\dagger(j, t_i)\) adds 1 to \(j_i\), changing the \(i\)th bit to 0 and altering some of the bits in positions \(i + 1: n - 1\) due to carry propagation. Similar reasoning applies when \(j\) is an even\(_i\) switch and \(t_i = 1\).

The notation and terminology just introduced can now be used to describe the networks of interest in this paper. The following description for a network in terms of \(\Delta C_i\), \(\Delta C_i^\dagger\), \(C_i\) and \(C_i^\dagger\) is called the network state model.

The ICube network is composed of \(n\) stages labeled from 0 to \(n - 1\). Each stage consists of 2\(N\) links and \(N\) switches. An extra column of switches is appended at the end of the last stage as the output switches (Fig. 3) and is denoted \(S_n\). A switch \(j \in S_i\) is connected to switches \(C_i(j, t_i) \in S_{i+1}\), for \(0 \leq i \leq n - 1\), \(0 \leq j \leq N - 1\), and \(t_i = 0\) or \(t_i = 1\).

When using destination tags, switch \(j \in S_i\) routes a message to switch \(C_i(j, d_i) \in S_{i+1}\) where \(d_i\) is the \(i\)th bit of the address of the message destination.

The IADM network is composed of \(n\) stages labeled from 0 to \(n - 1\). Each stage consists of a column of \(N\) switches and 3\(N\) connection links. An extra column of switches is appended at the end of the last stage as the output switches and is denoted \(S_n\). A switch \(j \in S_i\) is connected to switches \(C_i(j, t_i) \in S_{i+1}\) and \(C_i^\dagger(j, t_i) \in S_{i+1}\) for \(0 \leq i \leq n - 1\), \(0 \leq j \leq 2N - 1\), and \(t_i = 0\) or \(t_i = 1\). In other words, three links connect a switch \(j \in S_i\) to the switches \((j - 2^i)\), \((j + 2^i)\) at stage \(i + 1\). Sometimes \(+2^i\) and \(-2^i\) are used to represent links \((j \in S_i, j + 2^i \in S_{i+1})\) and \((j \in S_i, j - 2^i \in S_{i+1})\), respectively. The term a straight link refers to link
Fig. 4. The connection links of stage $i$ of the ICube network can be described by the function $\Delta C_i$. The connection links of stage $i$ of the IADM network can be described by the union of the functions $\Delta C_i$ and $\Delta C_i'$. $(j \in S_i, j \in S_{i+1})$ and the term a nonstraight link refers to links $\pm 2^j$.

According to the model, two types of switches, even, and odd, are required in the IADM and ICube networks. Fig. 4 illustrates the connection links of a pair of even, and odd, switches for an ICube and IADM network of size $N = 8$. The $\Delta C_i$ function describes the ICube connections. For the IADM network, the connection links can be described by the union of the functions $\Delta C_i$ and $\Delta C_i'$. In practice, even, and odd, switches can be identical and easily programmed (at power-up or system configuration time) to behave differently.

There are two possible routing behaviors (or states) for each switch in an IADM network. A switch is said to be in state $C$ if the routing is decided in accordance with the function $C_i(j, t_i)$ and it is in the state $\overline{C}$ if the function $\overline{C}_i(j, t_i)$ applies. On the whole, the link on which a message is routed depends on whether the switch is an even, or odd, switch, in state $C$ or $\overline{C}$, and the value of tag bit $t_i$. Also the term state of the network is used to denote collectively the states of all switches in the network.

The notion of switch state is only conceptual; it can be implemented by designing the switches with actual logic states as well as by using tags with an added bit specifying the states of the switches on the routing path. In Section IV, these and other aspects of the actual implementation of the proposed schemes are discussed in detail.

III. THEORY BEHIND THE STATE-BASED DESTINATION TAG ROUTING SCHEMES

Based on the framework developed in Section II, routing problems in the IADM network are now examined. It is clear that when every switch in the IADM network is in the state $C$, the IADM network behaves like an ICube network and, therefore, the destination address $d_{0/n-1}$ can be used as a routing tag, i.e., $t_i = d_i$. More generally, the following theorem can be proven.

Theorem 3.1: Let $d = d_{0/n-1}$ be the destination in the IADM network to which a message is to be sent. Then $t = d_{0/n-1}$ is the unique destination routing tag to the destination $d$ regardless of state of the IADM network.

Proof: Consider an arbitrary tag $f_{0/n-1}$ and assume that the IADM network is in an arbitrary state. Let $f_{0/n-1} = f_{0/n-1}$. Then each switch will route the incoming message to either $C_{i}(j, f_i)$ or $\overline{C}_{i}(j, f_i)$. From Lemma 2.1, it can be reasoned by induction that, at stage $i$, $(C_{i}(j, f_i))_{0/i} = (\overline{C}_{i}(j, f_i))_{0/i} = f_{0/i}$; at the last stage, $C_{n-1}(j, f_{n-1}) = \overline{C}_{n-1}(j, f_{n-1}) = f_{0/n-1}$. Thus, the address of the destination of the message is the same as the routing tag. This proves both the validity and the uniqueness of $d_{0/n-1}$ as a routing tag.

It is implicit in the reasoning underlying Theorem 3.1 that any link on a given path results from the appropriate choice of the state of the corresponding switch, i.e., the use of “link” $\Delta C_{i}(j, t_i)$ results from setting $j \in S_i$ to state $C$ and use of “link” $\Delta C_{i}(j, t_i)$ results from setting $j \in S_i$ to state $\overline{C}$. Thus, given a path to the destination $d$, there is at least one network state for which the use of $d$ as the destination tag results in the routing of a message through that path.

The implication of Theorem 3.1 is that the use of a state model for the IADM network reduces the problem of finding alternate routing paths to that of controlling the states of the switches in the network. Capitalizing on this idea, the following theorems show how alternate routing paths can be found in order to evade blockages in the network. A straight link blockage occurs if a straight link on the routing path is faulty or busy. A nonstraight link blockage is defined analogously. The third type of blockage, called double nonstraight link blockage, occurs if both nonstraight output links of a switch in the routing path are faulty or busy. A switch blockage occurs if the switch itself is busy or faulty. A switch blockage has the same effect as blocking all of the switch’s input links and can be transformed into a link blockages problem accordingly. The discussion on rerouting in this paper is concerned only with link blockages.

Theorem 3.2: In the IADM network, a change of the state of switch $j \in S_i$ results in a different routing path to a destination $d$ if and only if a nonstraight output link of $j$ is used on the
original routing path to $d$. Moreover, the other nonstraight output link of $j$ is used on the new path.

Proof: Changing the state of $j$ implies that the "link" $\Delta C_C(i, j, t_i)$ is used instead of $\Delta C_C(i, j, t_i)$ or vice versa. However, if $\Delta C_C(i, j, t_i) = 0$ then $\Delta C_C(i, j, t_i) = 0$ (i.e., both use a straight link) and vice versa.

With regard to the rerouting schemes proposed in this paper, the implications of Theorem 3.2 are twofold. First, the "if" part of the theorem implies that dynamic rerouting for a nonstraight link blockage can be achieved by changing the state of the switch whose output is the nonstraight link, which is equivalent to rerouting the message through the oppositely signed nonstraight link connected to the same switch. Thus, the same subset of destinations is reachable from the two switches whose input links are the two oppositely signed nonstraight links. Second, the "only if" part of the theorem implies that dynamic rerouting for a straight link blockage is impossible. This is true in general since every routing path in the IADM network can be the result of setting the network to some state. Moreover, if a path from stage $i'$ to stage $i''$, consists of all straight links connecting $j \in S_i$ and $j \in S_{i''}$, then there exist no alternate routing paths from $j \in S_i$ to $j \in S_{i''}$; otherwise there would exist an alternate routing path branching from $j \in S_i$ and ending at the destination. The only resort, if any at all, to bypass the straight link blockage is to backtrack to a switch connected to a nonstraight link on the routing path at some preceding stage and to reroute from that switch. It remains to show that an alternate routing path always exists, provided that such a nonstraight link exists. In fact, the existence of an alternate routing path partly results from Theorem 3.2, as stated in the next theorem. Fig. 5 illustrates the situation in Theorem 3.3 for which a proof is provided in [22].

**Theorem 3.3:** Consider a routing path in the IADM network to a destination $d$ that contains a blocked straight link at stage $i$. There exists at least one network state which results in an alternate routing path that avoids the same straight link blockage at stage $i$ if and only if the original routing path to $d$ contains a nonstraight link at stage $i - k$ for some $k, i \geq k > 0$.

Previous work [7], [9], [13] implies only the "if" part of the theorem, i.e., the possibility of using nonstraight link of opposite sign in order to reroute a message in the case of a nonstraight link failure. However the "only if" part of the theorem also implies that, in addition, it is not possible to devise a new rerouting scheme capable of avoiding a backtracking (or look-ahead) mechanism in order to deal with straight link blockages.

From Theorem 3.2, (for a given source/destination pair) if the straight output link of a switch is on some routing path, both nonstraight output links of the switch cannot be used for routing; if one of the nonstraight output links of a switch is on some routing path, the other nonstraight link of the switch is also on another routing path and the straight link of the switch cannot be used for routing. So, for a given switch, the output link blockages that affect paths from a given source to a given destination can only be 1) a nonstraight link blockage, 2) a straight link blockage, or 3) a double nonstraight link blockage.

Physically it is possible to have any combination of blockages of the output links of a given switch. However, the possible routing paths for a given source/destination pair can be affected by either a straight link blockage or a double nonstraight link blockage in a given switch but never both types of blockage.

IV. STATE-BASED ROUTING AND REROUTING SCHEMES

In this section, routing and rerouting schemes are discussed based on the theory developed in Section III. As mentioned...
Fig. 6.  Recommutation for a double nonstraight link blockage in \((j \in S_{n}, (j-2') \in S_{n+1})\) and \((j \in S_{n}, (j+2') \in S_{n+1})\). Path \((j+2') \in S_{n+1}, (j+2') \in S_{n}, (j+2') \in S_{n+1}, (j-2') \in S_{n+1}\) and \((j+2') \in S_{n+1}, (j+2') \in S_{n+1}, (j+2') \in S_{n+1}\).

earlier, the novelty of the ideas in this paper lies in the state model of the routing behavior of each switch. In previously proposed approaches, routing is determined solely by tag bits. According to the state model, the switching action of each network element is conceptually determined by its relative position (i.e., an even, or odd, switch), its state (i.e., \(C\) or \(C\)), and a destination tag bit (i.e., 0 or 1) (Fig. 4). This conceptual separation of routing information makes it possible to devise the simple routing schemes described in this section.

In the first scheme, each switch is initially set up to behave as an even or odd switch. In addition, each switch can dynamically be set to one of the logical states \(C\) or \(C\). In other words, this scheme corresponds to a direct implementation of the conceptual view of switch states. Destination tags are used and, according to Theorem 3.1, the state of the network is transparent to the sender of the message since it only affects the path of the message and not its destination. Consequently, rerouting is also transparent in the sense that it results from a change in the network state. In practice, the implementation can be such that, for instance state \(C\) (or \(C\)) is used as the default state for each switch in the IADM network and the switch regards the other nonstraight link as a spare link for rerouting; if a nonstraight blockage is detected, then the switch changes state to \(C\) (or \(C\)) so that the spare link is used instead. This scheme is called the Self-Repairing State-Based Destination Tag (SSDT) scheme.

Rerouting is useful not only when one nonstraight link in a switch is faulty or busy, but also if both nonstraight links are busy. For example, when considering a packet switching environment, rerouting may be desirable as a means of balancing the message load throughout the network. The scheme proposed here is well suited for this purpose. Assume that each nonstraight link has an associated buffer (queue). When both nonstraight links are busy due to message traffic congestion, a switch can choose which nonstraight buffer to assign a message to (i.e., which state to associate with that queued message), based on the number of messages present in the buffers in order to evenly distribute the message load to the nonstraight links.

The proposed SSDT scheme has the advantages that it uses simple \(n\)-bit destination tags and is capable of rerouting messages when blockages occur in nonstraight links. In addition, rerouting of a message is transparent to its sender since the path of the message is determined by the state of the network. For a given destination tag, the routing behavior of each switch on a possible path is determined by the state of the switch, i.e., the SSDT scheme is fully distributed and rerouting is done dynamically. Each switch requires a negligible amount of extra hardware for the detection of blocked links and the representation of two possible states.

The second scheme is called the Two-bit State-Based Destination Tag (TSST) scheme and it uses 2-bit routing tags, which specify both the destination of the message and the states of switches on the corresponding path. The TSST scheme has the advantage that rerouting is possible when blockages occur for straight as well as nonstraight links.

As with the first scheme, the TSST scheme assumes that each switch is appropriately initialized to behave as an even or odd, or even, or odd, switch. Each “digit” of the routing tag is represented by two bits \(b_{n+i}\) and \(b_{n+i}\), called the state bit and the destination bit, respectively. For this scheme, the state of a switch of stage \(i\) is specified by \(b_{n+i}\): if \(b_{n+i} = 0\), the switch is in state \(C\) and if \(b_{n+i} = 1\), the switch is in state \(C\). For all \(i, 0 \leq i \leq n-1\), \(b_{n+i} = d_i\). In general, if \(j\) is an even switch, \(b_{n+j}, b_{n+j} = 0\), and \(b_{n+j} = 0\) direct the message through a straight link, \(b_{n+j} = 10\) through link \(+2'\) and \(b_{n+j} = 11\) through link \(-2'\), if \(j\) is an odd switch, \(b_{n+j} = 10\) and \(b_{n+j} = 11\) direct the message through a straight link, \(b_{n+j} = 0\) through link \(+2'\) and \(b_{n+j} = 0\) through link \(-2'\).

In general, given a switch, the destination bit specifies use of a straight link or a nonstraight link while the state bit determines the choice of the positive or the negative link (if the chosen link is a nonstraight link). Since state information is carried by the routing tag, switches do not require to determine and remember their own states, i.e., the design of the switches does not need to
implement the logic states $C$ and $\overline{C}$.

From Theorem 3.2, a nonstraight link blockage at stage $i$ can be bypassed conveniently by complementing the $i$th state bit while the destination bits remain unchanged. For convenience of reference, this is restated in terms of the TSSTD scheme as Corollary 4.1 below.

**Corollary 4.1:** Let $b_{n/2i-1}$ and $b'_{n/2i-1}$ be the state bits of the routing tag and the rerouting tag, respectively, for the IADM network. In order to bypass a nonstraight link blockage at stage $i$, state bit $b_{n/2i}$ needs to be change to $b'_{n/2i}$. That is, $b'_{n/2i} = b_{n/2i-1} \oplus b_{n/2i+1} \oplus b_{n/2i-1} \oplus b_{n/2i+1} \oplus b_{n/2i-1} \oplus b_{n/2i+1}$.

Fig. 7 illustrates an example of routing from $s = 1$ to $d = 0$ in an IADM network of size $N = 8$. Let $b_{0/5} = 000000$ be the routing tag and $b'_{0/5}$ and $b''_{0/5}$ denote the rerouting tags. The original tag $b_{0/5} = 000000$ specifies the path $(1 \in S_0, 0 \in S_1, 0 \in S_2, 0 \in S_3)$. If $(1 \in S_0, 0 \in S_1)$ is blocked, the rerouting tag $b'_{0/5} = 000100$ is obtained by complementing $b_3$, and linking $(1 \in S_0, 2 \in S_1)$ is used for rerouting. This tag specifies the path $(1 \in S_0, 2 \in S_1, 0 \in S_2, 0 \in S_3)$. If $(2 \in S_1, 0 \in S_2)$ is also blocked, the rerouting tag $b''_{0/5} = 000110$ results from complementing $b_4$, and linking $(2 \in S_1, 4 \in S_2)$ is used for rerouting. This tag specifies the path $(1 \in S_0, 2 \in S_1, 4 \in S_2, 0 \in S_3)$. If both nonstraight output links of $4 \in S_2$ are blocked, the rerouting tag $b''_{0/5}$ can be $001010$ which specifies the path $(1 \in S_0, 2 \in S_1, 0 \in S_2, 0 \in S_3)$ by having $b_{3+0}b_{3+1}b_{3+2} = b_3+0d_1d_2$. Since state bits $b_{3+2}$ can be arbitrary, $001010$ is also a valid rerouting tag which also specifies the same path.

The rerouting path computed from Corollary 4.2 is blockage-free from stage 0 to stage $i$. While the rerouting path is different from the original routing path from stage $i - k$ to stage $i$, the rerouting path from stage 0 to $i - k - 1$ remains the same. This results from the fact that backtracking always proceeds backward along the original path until it stops at stage $i - k$, and the rerouting path only changes course from stage $i - k$ onwards. Although state bits $b_{n/2i-1}$ remain unchanged, the rerouting path from stage 0 to $n - 1$ may still be altered due to the changes from stage $i - k$ to $i$. For example, in Fig. 5, the switch on the original routing path at stage $i + 1$ is $j \in S_{i+1}$ whereas the switch on the rerouting path at stage $i + 1$ may be $(j + 2i+1) \in S_{i+1}$, which may further induce changes at higher-order stages.

In the TSSTD scheme, the tag can be computed by the message sender which is assumed to know the location of faulty links and switches in the network. Thus, rerouting is transparent to the switches in the sense that the tag computed by the sender of the message simply avoids the usage of faulty links and switches. Therefore, switches do not require any extra hardware for rerouting purposes. It is assumed that there exists a fault detection and location mechanism and a process that maintains a list of faulty switches and links. Changes to the list are broadcasted by this process to the senders (the exact broadcast method depends on system implementation). For better performance, these lists should be in fast access memory (e.g., cache). An alternative is to implement dynamic rerouting for the TSSTD scheme. Since backtracking is indispensable for avoiding a straight link blockage, it is required that each switch can detect the inaccessibility of any output port (connected to...
a switch at the next stage) and signal the presence of the blockage back to the switches of previous stages [10], [12]. Whether rerouting is done by the sender or dynamically is an implementation decision which depends on how many stages of backtracking are allowed. When the sender computes the tag, it must be able to identify and track the switches and links on the corresponding routing and rerouting paths (the next paragraphs explain how this is done). If any of the switches or links in the path is known to the sender as being faulty, then the sender computes another tag by changing the state bits as described in Section V.

Locating the switches on the rerouting path is straightforward. For a given source s and a destination d, the initial routing path can be specified by setting state bits \( b_{i/2n-1} = 0, b_{i/2n-1} = 0 \) (a string of n 0’s), equivalent to setting every switch in the IADM network to state C. Then every switch on the original path has label \( d_{0/2n-1} s_{i/2n-1} \in S_i, 0 \leq i \leq n-1 \), since now the IADM network functions like an ICube network [6], [15].

To find the switches on the rerouting path, let \( j \in S_i \) be the switch whose output link is blocked. First consider the case where the blocked link is a nonstraight link. It may be a 1) positive or 2) negative link. In case 1) the switch at state \( i + 1 \) reached by the positive link is \( (j + 2) \in S_{i+1} \) and, from Corollary 4.1, rerouting can be done through switch \( (j - 2) \in S_{i+1} \). In case 2) the switch at state \( i + 1 \) reached by the negative link is \( (j - 2) \in S_{i+1} \) and, from Corollary 4.1, rerouting can be done through switch \( (j + 2) \in S_{i+1} \). Let the switch at state \( i + 1 \) on the rerouting path be \( d_{0/2n-1} \). The state bits \( b_{n-(i+1)/n-1} \) remain intact (equal to 0’s) because it corresponds to having every switch from state \( i + 1 \) to \( n - 1 \) remain in state C so that the IADM network from state \( i + 1 \) to \( n - 1 \) can emulate the ICube network from state \( i + 1 \) to \( n - 1 \). Thus, the bits \( l, i + 1 \leq l \leq n - 1 \), of the label of a switch on the rerouting path are \( w_{l/2n-1} \). From Lemma 2.1, bits \( 0 \leq t - 1 \), \( 1 \leq l \leq i + 1 \), of the label of a switch on a path to destination \( d_{0/2n-1} \). Hence, the switch on the rerouting path from state \( i + 1 \) to \( n - 1 \) has label \( d_{0/2n-1} w_{(i+1)/n-1} \).

Next consider the case where the blockage of \( j \in S_i \) is a straight link blockage or a double nonstraight link blockage so that backtracking is necessary. There are two subcases for each type of blockage: a) the nonstraight link found in backtracking is a negative link and b) it is a positive link. Here only subcase a) of the straight link blockage is considered; the other cases can be dealt with similarly. From the proof of Corollary 4.2 (case a) only), the switch on the rerouting path is \( (j + 2) \in S_{i+k} \) \( k \leq l \leq i \). The switch of state \( i + 1 \) on the rerouting path is \( j \in S_{i+1} \) if \( b_{i+1} = 0 \) and \( j \in S_{i+1} \) is an odd, switch or if \( b_{i+1} = 1 \) and \( j \in S_{i+1} \) is an even, switch, and is \( (j + 2^{i+1}) \in S_{i+1} \) if \( b_{i+1} = 0 \) and \( j \in S_{i+1} \) is an even, switch or if \( b_{i+1} = 1 \) and \( j \in S_{i+1} \) is an odd, switch. The identification of switches on the rerouting path from state \( i + 1 \) to \( n - 1 \) is done as in the case of a nonstraight link blockage described above.

The blocked link can be represented by the two switches joined by the link. Since every switch on the original routing path and the rerouting paths can be easily identified as described above, it can be readily determined whether or not the blocked link is on the current path.

In summary, for both SDT schemes, the binary representation of the destination address can be used directly as the routing tag. In the SSDD scheme, rerouting tags are not needed and in the TDST scheme, rerouting tags result from simple bit complementing operations. In terms of complexity of the computation for a rerouting tag, the SSDD scheme and the TDST scheme for one instance of nonstraight link blockage require time \( \times \) space complexity \( O(1) \); an improvement over previous proposed schemes [9] dealing with rerouting for a nonstraight link blockage that require time \( \times \) space complexity \( O(\log N) \). In [10] a single-stage look-ahead scheme for rerouting of a straight link blockage was proposed; it requires use of two’s complement to compute the positive and negative dominant tags so that the scheme has time \( \times \) space complexity of \( O(\log N) \). Note that the single-stage look-ahead rerouting scheme is valid only for some cases of the straight link blockage; it cannot be applied to any case of the straight link blockage. From Corollary 4.2, \( k \)-stage backtracking is needed for a straight link blockage and \( k \) bits of the state bits need to be changed; thus, the complexity of the TDST scheme for a nonstraight link is \( O(k) \). If only single-stage backtracking (corresponds to single-stage look-ahead) is necessary, rerouting can be done dynamically and the complexity is \( O(1) \), an improvement over the scheme in [10].

V. A UNIVERSAL REROUTING ALGORITHM FOR MULTIPLE BLOCKAGES

The TDST scheme can be applied to not only one instance of some blockage, but also can be applied repeatedly each time a new blockage is encountered as the message propagates along. This section considers the derivation of an algorithm to deal with any case of multiple blockages. The backtracking schemes proposed in Corollary 4.2 find a rerouting path for a straight link blockage and a double nonstraight link blockage. Nevertheless, it is possible that blockages also exist on the rerouting path; then further backtracking to a lower-order stage is needed. Since this phenomenon can recur, repeated backtracking may be necessary due to blockages on the rerouting paths. The algorithm BACKTRACK described next performs iterated backtracking to find an alternate routing path. It underlies a universal rerouting algorithm (called REROUTE) to be shown later that can find a routing path, if there exists any, to bypass multiple blockages in the network.

The inputs to algorithm BACKTRACK are the current routing path \( P \), the stage number \( i \) where a blockage occurs, and state bits \( b_{i/2n-1} \) representing path \( P \). The algorithm returns updated values of the state bits \( b_{i/2n-1} \) which specify a rerouting path that is blockage-free from stage 0 to stage \( i \) if such a rerouting path exists, or returns FAIL if the blockages on the current routing path and the rerouting paths eliminate the possibility of communication between the source and the destination. It is assumed that the blockage on the original routing path at stage \( i \) is a straight link blockage or a double nonstraight link blockage and \( j \in S_i \) is the switch whose output links are the blocked links. Informal explanations for
the algorithm will be given following the algorithm and the correctness proof of this algorithm can be found in [22].

Algorithm BACKTRACK (and REROUTE) presumes existence of the knowledge of all blockages in the network. The network controller is responsible for collecting this information and maintaining a global map of blockages, which is accessible to every sender of the messages in order to compute a path to avoid the blockages. In addition, since it may take several iterations before a blockage-free path can be found or it can be concluded that no blockage-free paths exist, the sender of the message needs to maintain and update the locations of switches on the rerouting path in each iteration.

Algorithm BACKTRACK $(P, i, b'_n/2n-1)$

0: Let $q$ be the stage number where a blockage occurs.

$q - 1$.

1: $P$ = the current routing path.

Backtrack on path $P$ from stage $q$ to find a nonstraight link. If no nonstraight link exists at any preceding stage, return(FAIL); otherwise assign to $r$ the stage number where the first nonstraight output link is found.

2: If the nonstraight link at stage $r$ on the routing path is $+2^r$, assign flag $linkfound$ value $0$; if it is $-2^r$, assign $linkfound$ value $1$.

3: If $linkfound = 0$, $b'_{n/2n-1} = b'_{n/2n-1} - d_{r/q-1}$

   if $linkfound = 1$, $b'_{n/2n-1} = b'_{n/2n-1} + d_{r/q-1}$

4a: This step applies only when the blockage at stage $q$ on path $P$ is a straight link blockage.

   If $linkfound = 0$, set $b'_{n/2n-q} = d_q$; if $(j - 2^r) \in S_q, (j - 2^{r+1}) \in S_{q+1}$ is blocked, change $b'_{n/2n-q}$ to $d_q$; furthermore, if $(j - 2^r) \in S_q, j \in S_{q+1}$ is also blocked, return(FAIL). If $linkfound = 1$, set $b'_{n/2n-q} = d_q$; if $(j + 2^r) \in S_q, (j + 2^{r+1}) \in S_{q+1}$ is blocked, change $b'_{n/2n-q}$ to $d_q$; furthermore, if $(j + 2^r) \in S_q, j \in S_{q+1}$ is also blocked, return(FAIL).

4b: This step applies only when the blockage at stage $q$ on path $P$ is a double nonstraight link blockage.

   If $(j - 2^r) \in S_q, (j - 2^r) \in S_{q+1}$ is blocked for $linkfound = 0$, or $(j + 2^r) \in S_q, (j + 2^r) \in S_{q+1}$ is blocked for $linkfound = 1$, return(FAIL).

5: Let $Q$ denote the part of the rerouting path (specified by the tag in step 3) from stage $r+1$ to $q$ from step 3.

If $linkfound = 0$, $Q = (j - 2^{r+1}) \in S_{r+1}, \ldots, (j - 2^{r+1}) \in S_q$; if $linkfound = 1$, $Q = (j + 2^{r+1}) \in S_{r+1}, \ldots, (j + 2^{r+1}) \in S_q$.

If a blockage occurs on path $Q$, return(FAIL).

6: If $linkfound = 0$, and $(j - 2^r) \in S_r, (j - 2^{r+1}) \in S_{r+1}$ is blocked, or if $linkfound = 1$ and $(j + 2^r) \in S_r, (j + 2^{r+1}) \in S_{r+1}$ is blocked, go to step 7; else return($b'_{n/2n-1}$).

7: $j = j + 2^r, q = r$.

8: Backtrack on path $P$ from stage $q$ to find a nonstraight link. If no nonstraight link exists at any preceding stage, return(FAIL); otherwise assign to $r$ the stage number where the first nonstraight output link is found.

9: If $linkfound = 0$ and the nonstraight link at stage $r$ is $-2^r$, or if $linkfound = 1$ and the nonstraight link at stage $r$ is $+2^r$, return(FAIL).

10: If $linkfound = 0$, $b'_{n/2n-1} = b'_{n/2n-1} - d_{r/q-1}$

   if $linkfound = 1$, $b'_{n/2n-1} = b'_{n/2n-1} + d_{r/q-1}$

   Go to step 4b.

Step 0 is the initialization step. From Theorems 3.3 and 3.4, an alternate path exists for avoiding a straight link blockage or a double nonstraight link blockage if and only if there exists a nonstraight link at some stage preceding stage $r$; step 1 of the algorithm searches backward for such a nonstraight link. If not found, it results in premature termination of the algorithm, reflecting the fact that no alternate paths for rerouting exist. Step 2 is used to differentiate the cases when the nonstraight link at stage $r$ found in the first backtracking is a positive link and when it is a negative link; flag $linkfound$ is assigned 0 for the former and 1 for the latter. If a nonstraight link exists at some stage preceding the blockages, in step 3, Corollary 4.2 is applied to find the stage bits specifying the rerouting path; cases a) and b) in Corollary 4.2 correspond to $linkfound = 1$ and $linkfound = 0$, respectively, and $q$ and $r$ correspond to $i$ and $i - k$, respectively.

Steps 4a and 4b deal with the link blockage at stage $q$ on the rerouting path computed in step 3. If the blockage of a switch at stage $q$ on path $P$ is a straight link, the possible rerouting links at stage $q$ are two nonstraight links. In step 4a the default link is a negative link if $linkfound = 0$ and a positive link if $linkfound = 1$. If the default link is blocked, step 4a attempts to reroute the message through the other nonstraight link. If both nonstraight links are blocked, there exist no blockage-free paths. Step 4b applies if the blockage of a switch at stage $q$ on path $P$ is a double nonstraight link blockage. The rerouting path must use a straight link at stage $q$. If it is also blocked, no blockage-free path exists.

Step 5 checks blockages from stage $r + 1$ to stage $q - 1$ on the rerouting path; if any blockage falls on $Q$, there exists no blockage-free path. In step 6, if the blockage falls in the link of stage $r$ on the rerouting path, further backtracking is necessary. Otherwise (no blockages on the rerouting path), the algorithm terminates with the state bits specifying the rerouting path. Step 7 updates the stage number $q$ and the switch label $j$ where a blockage on the rerouting path occurs, initiating a new iteration of backtracking. Step 8 is the same as step 1, searching backward at lower-order stages again for a nonstraight link. Step 9 of the algorithm dictates that if the encountered nonstraight link in the first iteration of backtracking is a positive (or negative) link, the nonstraight link found in each subsequent iteration of backtracking must also be a positive (or negative) link; otherwise, no blockage-free paths exist. If the condition in step 9 is satisfied, step 10, which is the same as step 3, computes a rerouting path. After the rerouting path is found, the algorithm returns to step 4b, to check for further blockages on the rerouting path.

For each source/destination pair, a link on some routing path for the source/destination pair is called a participating path.
link. As a direct result of Theorem 3.2, the set of participating output links of a switch is composed of either its straight output link or both of its nonstraight output links, but never all of them. So the output link blockages of a switch, for a given source/destination pair, can only be a straight link blockage, a nonstraight link blockage, or a double nonstraight link blockage. Algorithm BACKTRACK deals with the first and third kind of blockages, and the second kind of blockage can be overcome by applying Corollary 4.1. Algorithm BACKTRACK and Corollary 4.1 can be used to form a universal algorithm capable of rerouting messages when multiple blockages exist in the IADM network. This algorithm, called REROUTE, returns state bits $b_{n/2n-1}$ specifying a blockage-free rerouting path if one exists, or returns FAIL otherwise.

Algorithm REROUTE $(P, b_{n/2n-1})$

1: $P = \text{the original routing path}$
2: $b_{n/2n-1} = \text{the routing tag specifying the original routing path}$
3: $b'_{n/2n-1} = \text{the rerouting tag specifying the rerouting path}$
4: $b_{n/2n-1} = b_{n/2n-1}$
5: 1) If $i$ is the smallest stage number such that there exists a blockage at stage $i$ on path $P$, if no blockages occur on path $P$, return $b_{n/2n-1}$.
6: 2) If the blockage at stage $i$ on path $P$ is a nonstraight link blockage and the other nonstraight link is not blocked, apply Corollary 4.1 to find state bits $b_{n/2n-1}$ and go to step 4.
7: 3) $b_{n/2n-1} = \text{BACKTRACK}(P, i, b_{n/2n-1})$.
8: 4) $Q = \text{the rerouting path specified by state bits } b_{n/2n-1}$.
9: $P = Q$ and go to step 1.

Step 0 is the initialization step. At the end of each iteration, a blockage-free path from stage 0 to stage $i$ is found. Then a new iteration starts and $i$ is given a new value in order to find a path avoiding the blockages at a higher-order stage. The only terminating conditions for algorithm REROUTE are that a return of FAIL from step 3 indicating that no blockage-free paths exist and the return from step 1 indicating a blockage-free path is found. Algorithm REROUTE is executed iteratively to evade blockages from lower-order to higher-order stages. The correctness of this algorithm follows from the correctness of algorithm BACKTRACK and Corollary 4.1.

VI. PERMUTATION ROUTING AND CUBE SUBGRAPHS OF THE IADM NETWORK

The results discussed so far are a consequence of the existence of spare nonstraight links in addition to the ICube network embedded in the IADM network. This section pursues this issue further by showing that there exist multiple distinct subgraphs in the IADM network, each called a cube subgraph, that are isomorphic to the ICube network. Two cube subgraphs are considered to be distinct if they differ in at least one link. As mentioned in the Introduction of this paper, the cube-type networks have been studied extensively in the literature and shown to be topologically equivalent. Together with results from these studies, the knowledge of how to identify cube subgraphs can help the understanding of the capabilities of the IADM network and be useful for permutation routing in the IADM network.

Since each switch can be in state $C$ or $\overline{C}$, there are as many as $2^N \equiv N^N$ network states, although each does not necessarily generate a unique permutation. Setting a switch to a certain state indicates that one of its nonstraight output links can be used for routing (i.e., it is active) while the other cannot. Thus, each network state can be associated with a subgraph of the IADM network which contains only the active links. When all switches in the IADM network are set to state $C$, the IADM network functions as an ICube network; this network state corresponds to a cube subgraph. The constructive derivation of a lower bound for the number of cube subgraphs of the IADM network uses the two basic ideas discussed in the next paragraphs.

Since $+2^{n-1} \equiv -2^{n-1} \mod N$, $C_{n-1}(j, t_{n-1}) = \overline{C}_{n-1}(j, t_{n-1})$, i.e., the state of each switch of stage $n-1$ is irrelevant in the sense that any switch at stage $n-1$ is always connected to the same two switches at stage $n$. Consequently, given any cube subgraph, there exist $(2^N - 1)$ subgraphs isomorphic to it which differ only in their choices of the nonstraight links $2^{n-1}$ or $-2^{n-1}$ at stage $n-1$. Therefore, the total number of distinct cube subgraphs is given by the product of $2^N$ and the number of distinct subgraphs of the IADM network from stage 0 to stage $n-2$ that are isomorphic to the same stages in the ICube network.

The calculation of the number of subgraphs in the first $n-1$ stages uses the idea similar to that proposed in [5] for reconfiguring the DR network so that it performs as a Generalized Cube network. All switches of the IADM network are logically relabeled by adding a constant $x$, $0 \leq x \leq N-1$ to the original labels, i.e., switch $j$ becomes $j' = j + x$. By setting each switch to be an even, or odd, switch according to its new label and having all switches be in state $C$, a cube subgraph results for each relabeling. However, of the $N$ possible subgraphs, only $N/2$ are distinct as far as the first $n-1$ stages are concerned. This result is stated in Theorem 6.1 and the proof appears in [22]. A graphical interpretation of cube subgraph isomorphism for an IADM network of size $N = 8$ is illustrated in Fig. 8. In Fig. 8, each physical switch $j$ acts as a logical switch $j' \equiv (j + 1) \mod 8$. The isomorphism to the ICube network can be easily visualized by moving switch 7 to the top of each stage as shown in the figure. Notice that setting some switch to state $C$ according to its logical label may be equivalent to setting the switch to state $\overline{C}$ according to its original label. For instance, switch $0 \in S_0$ (logical label 1) is set to state $\overline{C}$ in Fig. 8.

Theorem 6.1: There exist at least $N/2 \cdot 2^N$ distinct cube subgraphs in the IADM network.

In order to reconfigure the IADM network to one of its cube subgraphs, each switch of stage $i$, for $0 \leq i \leq n-2$, needs to know the $i$th bit of its logical label. This can be done by sending the same logical label to every switch in the same row at system reconfiguration time. Each switch is set as being an odd, or even, switch by examining the $i$th bit of the logical label. All switches operate in state $C$ according to its logical label with the exception of those at stage $n-1$ for which different states correspond to different subgraphs.
The results of this section can be used in different ways. One usage is in characterizing a class of permutations permissible by the IADM network. Permutations passable by the ICube network are discussed in [15] and adaptable from [6]. Thus, the IADM network can perform all of these permutations plus the same set of permutations with a given x added to both the same source and destination labels, 0 ≤ x ≤ N/2. Another use of the results of this section is that the IADM network can pass the permutations permissible by the ICube network when the ICube network embedded in the IADM network experiences nonstraight link failures. This is done by incorporating a reconfiguration function in the system that reassigns each switch j to (j + x) and reconfiguring the IADM network to a corresponding cube subgraph which does not include the faulty nonstraight links. In [21] it is shown that any of the cube-type networks can pass the permutations permissible by the others by incorporating appropriate reconfiguration functions. By the same token, the IADM network with a nonstraight link fault can also pass the permutations permissible by the cube-type networks by including these reconfiguration functions in the system.

VII. CONCLUDING REMARKS

One of the main contributions of this paper is the identification of destination tag routing schemes for the IADM network. They are simpler and more efficient than previously known approaches, thus requiring less complex switches and reducing message communication delays due to routing overhead. In the SSDT scheme rerouting can be done when nonstraight links fail and in the TSDDT scheme both the straight and double nonstraight link blockages can be avoided. As for the SSDT scheme, routing and rerouting are transparent to the source and only negligible hardware and time are used by each switch for routing and rerouting purpose. These are considerable advantages over previously proposed schemes which do not use destination tags and require extra hardware or delays of O(log N) complexity instead of O(1). In addition, previous works all deal only with certain types of blockages. Based on the TSDDT scheme, a universal rerouting algorithm is derived, which is capable of avoiding any combination of multiple blockages if there exists a blockage-free path and indicating absence of such a path if there exists none. The rerouting capabilities of the new schemes can be readily used for fault-tolerance and load balancing purposes since they adequately exploit the redundancy available in the IADM network.

Another contribution of this paper is the constructive derivation of a lower bound on the number of cube subgraphs of the IADM network. While it was previously known that the ICube network is a subgraph of the IADM network, this paper shows that there exist at least N/2 · 2N distinct cube subgraphs. This, combined with previous multistage cube network studies, can help characterize some of the permutations permissible by the IADM network. As other use of the subgraph analysis, it is shown how to reconfigure the IADM network under nonstraight link faults to pass the cube-admissible permutations.

Perhaps the most fundamental contribution of this paper is that of the network state model used for the IADM and the ICube networks. The essence of this model is in the recognition that the routing action of each switch is conceptually dependent on its position in the network (topological information), its state (functional information), and the destination of the message (routing information). Topological information is fixed and, when using destination tags, the same can be said of routing information for a given message destination. Consequently, the routing path is solely determined by the state of the network. These basic concepts are applicable to networks other than those considered in this paper; the state model can help devise new designs, solve routing problems, and understand relationships among networks.

REFERENCES


**Darwen Rau** received the Ph.D. degree in electrical engineering from Purdue University, West Lafayette, IN, in 1988, the M.S. degree in mechanical engineering from the University of Massachusetts, and the B.S. degree in industrial engineering from National Tsing Hua University, Taiwan.

He is a member of the Technical Staff at AT&T Bell Laboratories, Naperville, IL. Prior to joining Bell Laboratories, he was a Senior Software Engineer at Digital Equipment Corporation. His research interests include interconnection networks, ISDN, software maintenance, and multimedia.

**Jose A. B. Fortes** (S’80–M’84) for a photograph and biography, see the February 1992 issue of this TRANSACTIONS, p. 206.

**Howard Jay Siegel** (M’77–SM’82–F’90) received two B.S. degrees from MIT, and the M.A., M.S.E., and Ph.D. degrees from Princeton University.

He is a Professor and Coordinator of the Parallel Processing Laboratory in the School of Electrical Engineering at Purdue University. He has authored over 150 technical papers, coedited four volumes, and written one book. He does consulting, has prepared two "continuing education" eleven-hour video tape courses, and has given tutorials for various organizations in the U.S.A., Europe, and Israel, all in the area of parallel computing.

Dr. Siegel has served as program Co-Chair of the 1983 International Conference on Parallel Processing, and as General Chair of the 3rd International Conference on Distributed Computing Systems and the 15th Annual International Symposium on Computer Architecture. He is Coeditor-in-Chief of the *Journal of Parallel and Distributed Computing*, and Program Chair of Frontiers ’92: The 4th Symposium on the Frontiers of Massively Parallel Computations. His current research focuses on interconnection networks and the use and design of the PASM reconfigurable parallel computer system (a prototype of which is supporting active experimentation). He is a member of the Eta Kappa Nu and Sigma Xi honorary societies.