Next: Quick VHDL simulation
Up: VHDL
Previous: VHDL
The following steps are used when writing VHDL code for a design that will be mapped to a
Xilinx chip.
- Make a file containing your program with a .hdl extension using the vi
text editor . Include the following four lines at the top of your code:
library IEEE
use IEEE.std_logic_1164.all
library ARITHMETIC
use ARITHMETIC.std_logic_arith.ALL
- Type the command qhlib work to make a directory to work in.
- Type qvhcom design_name.hdl -synth to compile the code.
Geun Rae Cho
Tue Aug 24 19:15:12 MDT 1999