

Figure 1: Typical FPGA or ASIC power management requirements

Power Management Considerations for FPGAs and ASIC





Figure 2: Step-down configurations

LM5110 shown in parallel drive and synchronous rectifier drive applications



- Each channel can sink/source 5A /3A for very fast rise/fall times (20 ns/10 ns into a 2 nF load)
- Short propagation delay times (25 ns typical)
- Integrated under voltage lockout protection (2.8V typical)
- Shutdown pin disables drivers for low-power standby mod
- Offered in three industry standard configurations:
dual non-inverting, dual inverting, and one inverting
& one non-inverting

Power Management Considerations for FPGAs and ASICs




Figure 3: Types of sequencing and tracking options

the two phases can be made to operate out-of-phase; the RMS ripple current in the input capacitor


simply or flexibly implemented if the regulators have integrated on-chip

V-sec

Trt saturate

Switch Fry

3. Push-Pull Transformer Balance Problem




To monitor SATURATION of Transformer Core we will employ current sensors in Q₁ and Q₂ collector's to look for high current spikes.

sign of satur

We compare to I_{control}(ref) and we shut off Q₁ and/or Q₂ if $I > I_{control}$.

Q spec on I max

V_g=0 when both Q off



$$i_{Lm} = \frac{\int V_{Lm} dt}{L_m} \neq 0 \text{ over } T_s$$

Due $V_{on}(Q_1) \neq V_{on}(Q_2)$ and $\Delta t(Q_1) \neq \Delta t(Q_2)$ we might have a slight offset each clock cycle and i_{Lm} is not zero.

NO R.H.V error!

+Vg on dot for + V-sec


-Vg on dot for - V-sec

$$V_{on}(Q_1) = V_{on}(Q_2)?$$

Q death by i spike

18

Even a small imbalance adds up after 100 switch periods and the transformer will ultimately saturate. Then for example the current on $i(Q_1)$ will shoot up when $L_m \rightarrow 0$




Safe limit of Q

Use $I_c(\text{control})$ as a maximum to sense if i_{Q1} gets excessive and shut it down if it does. In practice we never build push pull converter with duty cycle control and voltage. Rather we use current programmed control of Chapter 11. Below we compare switch stress in the topologies of lectures 15 and 16.

563

Final Solution to V_{oc} across "2"

DSL Line Card: -48 V multi-output isolated power




r supply

Primary controller: LM5030 100 V current-mode

Secondary controller: LM5642 dual synchronous bu

- 48 V_{IN}, multiple outputs ± 12 V, 1.8 V, and 1.5 V_{OUT}
 - High efficiency >90%
 - Tight regulation <2%
 - Oscillators synchronized to a master clock
 - User-programmable softstart and power on/off sequenc
 - Available separately or together:
 - LM5030 (MSOP-10)
 - LM5642 (TSSOP-28)
-

3G Basestations: 850 W Push-Pull DC/DC co



LM5030

- Fully integrated LM5030 includes: high bandwidth error amp, precision reference, programmable softstart, and dual-mode current sense
- Internal high-voltage (100 V) start-up regulator

Primary controller:

LM5030 100 V current-mode Push-Pull

Secondary controller:

LM5642 dual synchronous buck

- 48 V_{IN}, multiple outputs ± 12 V, 1.8 V, and 1.5 V_{OUT}
- High efficiency >90%
- Tight regulation <2%
- Oscillators synchronized to a master clock
- User-programmable softstart and power on/off sequencing
- Available separately or together:
 - LM5030 (MSOP-10)
 - LM5642 (TSSOP-28)

First we review the switch stress of the push-pull compared to the half and full bridge covered earlier.

Estimating the Significant Minimum Parameters of the Power Semiconductors

Topology	Bipolar Power Switch		MOSFET Power Switch		Rectifier(s)	
	V_{ceo}	I_c	V_{oss}	I_o	V_n	I_p
Push-pull	$2V_{in}$	$\frac{1.2P_{out}}{V_{in(min)}}$	$2V_{in}$	$\frac{1.2P_{out}}{V_{in(min)}}$	$2V_{out}$	I_{out}
Half-bridge	V_{in}	$\frac{2P_{out}}{V_{in(min)}}$	V_{in}	$\frac{2P_{out}}{V_{in(min)}}$	$2V_{out}$	I_{out}
Full-bridge	V_{in}	$\frac{1.2P_{out}}{V_{in(min)}}$	V_{in}	$\frac{1.2P_{out}}{V_{in(min)}}$	$2V_{out}$	I_{out}

Note that the push-pull is equivalent to the full bridge in switch stress and better than the half bridge. However, the push-pull is a dangerous circuit as it has a tendency towards core saturation which will cause the transformer input to look like a short and will likely kill the switches. This arises when the flux within the core is inadvertently non-symmetric so that a small DC offset occurs. Unfortunately, this small offset will cause a walk towards saturation over many switch cycles. Usually, current mode feedback must be employed rather than voltage feedback to control this difficulty of push-pull. Also possible, is active core re-balancing as illustrated on the next page.


Down-side
Push-pull
is V_{stress}
BUT new FETs

Downside
of 1/2
Bridge
2x I_{out} (full
bridge)
@ 1/2
same
 I_{out}
but
new
FETs

★ Cascaded push-pull ★

CONTACT INFORMATION

LM5041 typical application



Estimating the Significant Minimum Parameters of the Power Semiconductors

Topology	Bipolar Power Switch		MOSFET Power Switch		Rectifier(s)	
	V_{ceo}	I_c	V_{oss}	I_D	V_R	I_F
Flyback	$1.7V_{in(max)}$	$\frac{2P_{out}}{V_{in(min)}}$	$1.5V_{in(max)}$	$\frac{2P_{out}}{V_{in(min)}}$	$10V_{out}$	I_{out}
One Transistor Forward	$2V_{in}$	$\frac{1.5P_{out}}{V_{in(min)}}$	$2V_{in}$	$\frac{1.5P_{out}}{V_{in(min)}}$	$3V_{out}$	I_{out}
Push-pull	$2V_{in}$	$\frac{1.2P_{out}}{V_{in(min)}}$	$2V_{in}$	$\frac{1.2P_{out}}{V_{in(min)}}$	$2V_{out}$	I_{out}
Half-bridge	V_{in}	$\frac{2P_{out}}{V_{in(min)}}$	V_{in}	$\frac{2P_{out}}{V_{in(min)}}$	$2V_{out}$	I_{out}
Full-bridge	V_{in}	$\frac{1.2P_{out}}{V_{in(min)}}$	V_{in}	$\frac{1.2P_{out}}{V_{in(min)}}$	$2V_{out}$	I_{out}

Whoa!
needs
new HV
FETS

Whoa!
flyback
rectifier
is
hard
to
diodes

Whoa!
 $\frac{1}{2}$ Bridge
sucks i
needs
new FETS

Performance Summary
 Output power: 2.75W
 Efficiency: $\geq 72\%$
 No load consumption: 230mW, 230Vac
 180mW, 115Vac




Fig. 1. Schematic of 2.75W LinkSwitch LNK501 charger.

Universal Input

700V mosFET and controller on IC

$I_{out} = 0$ $P_{in} \approx 3W$
 Output V-I
 New EV

Battery Charger

PI-2866-062702

CV uses
 OLM
 flyback
 $P_{sec} = \frac{1}{2} L i_{eff}^2 f$
 I_{sec}
 3W




Fig. 3. LinkSwitch Control pin characteristic provides both duty cycle and current limit control to generate a CV/CC output.

$$V_{IN} = 115 \text{ ac}$$

$$I_L = 0 \quad V_{IN} = 230 \text{ ac}$$

$$P_{IN} \leq 200 \text{ mW}$$

$$250 \text{ mW}$$




Fig. 2. Typical LinkSwitch charger output VI characteristic.