
19 On (3V to 5.5V) Internal compensation simplifies design High power density switching regulator standby current Ultra-low 30 nA 2 Z System Power Configuration 11 西 PGND Cycle-by-cycle current limit for short circuit protection MS 교 950 kHz, 1.6 MHz, or 3 MHz frequency options allow small passives (Down to 0.6V) Up to 2A Memory. CPLD. ASIC. Digital logic Lower power FPGA. Microcontroller,



Applications

- Blade servers
- N+I redundant systems
- Telecom line cards
- RAID
- Merchant power

Features


Common Power Bus

- Ultra-fast, adjustable gate turn-off
- Internal charge pump
- Wide voltage operation range
- Adjustable turn-off threshold
- Complements TI's TPS2490 hot swap controller

Comparison of PWM Converters


We now compare the old big three converters (buck, boost and buck-boost) to five new converter topologies that we will be introducing in lectures 14-16. All of the new five topologies will have transformer isolation.. Moreover, as we will see each new topology has a specific power range over which it works best. Below we list converters in ascending order of the power level they can handle as well as the voltage levels. In general, the higher power and voltage level topologies have 2-4 switches rather than the single switch of the big three topologies.

Topology	Power F	100	nido) in/Os inge isolati	
Buck	0-1	000 5-	-1000 No	TORT Switches
Boost	0-1	50 5-	-600 No	TO MET SWITCHE
Buck-boost	0-1	50 5-	-600 No	new IGBI Survey
Half-forwa	rd 0-1	50 5-	200	
/Flyback	0-1	50 5-	-500 Yes	
Push-pull	100-1	000 50-	-1000 Yes	
Half-bridge	100-5	00 50-	-1000 Yes	
Full-bridge	400-2	000+ 50-	-1000 Yes	



Where various transformer-isolated topologies are commanly used.

1911 3 Introduced IN Chb



As the power level changes we also will need to determine which of the big eight PWM converter topologies is best suited to the required power level. Choice of PWM topology will in turn determine the switch stress experienced by the power switches. Moreover, the timing sequence for driving the various topologies will also vary. In particular, we will cover both switches drives at fsw and switches synchronized at ½ x fsw in our discussions below. On the next page we briefly summarized what we learned in lecture 11 as regards switch topology and power as well as voltage and current levels in the associated switches.



Gather needs



requirements of the design. When selecting a device for the application, it is important to understand the following


- Output voltage level and regulation needed is the output protected from surges? what maximum output voltage protection is required?
- Output load dynamics such as microprocessor load that changes with various states of the processor
- or is it a battery that will it be charged often ? or is it a limited supply battery that Efficiency requirements - will the input source be large reservoir like line power? must be managed well?
- Other considerations of the input supply e.g. variation of the input supply is it a impedance of the supply source ? how far is it from the power solution ? battery? is it simple stepped down AC line with lot of ripple? what is the output
- Physical and environmental issues e.g. any height limitations ? how is the e.g. surface mount vs through hole, PCB line, contact limitations, Lead-free, solder reflow temperatures etc. ? the ambient temperature of operation? what are the manufacturing requirements ventilation for taking away heat ? area available for the power solution ? what is
- Finally the cost available to implement the power solution and relative merits of all

In lectures 16 and 17 we will cover the last of the big eight topologies. We need to employ these circuits to achieve kW power operation. With topology comes different switch stress. That is as the input voltage changes we use different topologies as shown below. The flyback has low parts count but high peak currents than those in a forward converter. The half bridge reduces switch voltage stress because only ½ the V_{in} appears across the primary winding. The full bridge requires four switches, two of which require floating gate drive. The push-pull, as we will see below, also works but has a danger of CORE SATURATION. This could cause us to fry the switch if not careful to balance the

Comparison	of the	PWM	Switching	Regu	fator	Topologies
------------	--------	-----	-----------	------	-------	------------

Topology	Power Range (W)	V _{inted} Range	In/Out Isolation
Buck	0-1000	5-1000	No <
Boost	0-150	5600	No
Buck-boost	0-150	5-600	No
Half-forward	0-150	5-500	Yes
Flyback	0-150	5-500	Yes
Push-pull	100-1000	50-1000	Yes 1
Half-bridge	100-500	50~1000	Yes
Full-bridge	400-2000+	50-1000	Yes

core so that no imbalances or DC levels occur.



Where various transformer-isolated topologies are commonly used.


/ > 90% efficiency

Embedded telecom brick solutions

half-bridge drivers and LM5642 dual synchronous buck controller The LM5030 can be used as chipset with the new 100 V LM5100


Configurations	Controller	Driver	Benefit/application
Push-Pull	LM5030	Not required	High efficiency/medium power
Half-bridge	LM5030	(1) LM5100	High efficiency/medium-high powe
Full-bridge	LM5030	(2) LM5100	High efficiency/high power
Multi-output converter	LM5030, LM5642	Optional	High efficiency/multi-output power

- Single resistor oscillator setting
- Synchronizable to external clock
- 1 A sink/source drivers
- Thermal shutdown



and efficiency. Fig. 3. A transformer-based dc/ac power stage such as this H-bridge circuit offers galvanic isolation in exchange for added weight, size, cost

Full Bridge Primary Gross-Connecting Case f Vp= +Vg for DTSW



Reseting L of Trate via Bridge Drive 5W(1): D, , D2 SN(2): D, , D2 zero intervals
are Key for = 1 Tsu(1) + Tsu(2) farimary =

Effect of nonidealities on transformer volt-second balance

Volt-seconds applied to primary winding during first switching period:

 $(V_g - (Q_1 \text{ and } Q_4 \text{ forward voltage drops}))(Q_1 \text{ and } Q_4 \text{ conduction time})$

Volt-seconds applied to primary winding during next switching period:

 $(V_g - (Q_2 \text{ and } Q_3 \text{ forward voltage drops)})(Q_2 \text{ and } Q_3 \text{ conduction time})$

These volt-seconds never add to exactly zero.

Net volt-seconds are applied to primary winding

Magnetizing current slowly increases in magnitude

Saturation can be prevented by placing a capacitor in series with primary, or by use of current programmed mode (Chapter 12)



on transformer volt-second balance Effect of nonidealities ONO assurance: V++Vo Insure

Volt-seconds applied to primary winding during first switching period:

 $(V_k - (Q_l)$ and Q_d forward voltage drops))(Q_l and Q_d conduction time) \Rightarrow

Volt-seconds applied to primary winding during next switching period:

 $T_{k}U^{(k)} = (V_g - (Q_2 \text{ and } Q_3 \text{ forward voltage drops}))(Q_2 \text{ and } Q_3 \text{ conduction time}) = 2$

Net volt-seconds are applied to primary winding.

primary, or by use of current programmed mode (chapter 11)





Fig. 10. Measured total loss of 150-kHz bridge transformer providing 12 V at 60 A.

Bridge Flexibility of = (20-EAB

Lac Took Teference 3 primary 32 01 bsec = Vo = VL in = vace no always soms to Iz @ 2 fsw ig = in (@fon) + in (@ 2fon) @ heavy load Always resots due to V=tVg

nored FWR Took is signal (in) for Disw D5 ON, D6 Off Is for Drsw Dooff, Do ON In= Irand Vg=0: In pulls both diades ON Thiose = \$\frac{\int_{2}}{2} \int_{300} = \frac{\int_{2}}{2} \int_{300} \rightarrow \frac{\int_{2}}{2} \int_{300} \rightarrow \frac{\int_{2}}{2} \int_{300} \rightarrow \frac{\int_{2}}{2} \rightarrow \frac{\int_{300}}{2} \rightar

20A. No Heat Sinks



Broadest Family of PolyPhase® DC/DC Controllers

Replace two a by two c! Again 300 of Jone


Embedded telecom brick solutions

half-bridge drivers and LM5642 dual synchronous buck controller The LM5030 can be used as chipset with the new 100 V LM5100


Configurations	Controller.	Driver	Benefit/application
Push-Pull	LM5030	Not required	High efficiency/medium power
Half-bridge	LM5030	(1) LM5100	High efficiency/medium-high power
Full-bridge	LM5030	(2) LM5100	High efficiency/high power
Multi-output converter	LM5030, LM5642	Optional	High efficiency/multi-output power
			The second liver and the secon

6.10 mag

- Single resistor oscillator setting
- Synchronizable to external clock
- 1 A sink/source drivers
- Thermal shutdown




Integration IA2521 LED Flash Driver



For more information visit www.integration.com

Or call Integration at (650) 969 4100




FEATURES:

- Buck-boost, 2.7 4.5V input
- 95% efficiency with tiny inducto
- Separately controllable torch and flash brightness
- Xenon tube
- Very low cost!

One of the fastest-growing fabless semiconductor companies in Silicon Valley, Integration designs and delivers tested wafers and packaged ICs for Power Management, RF, and Modem/Wireline applications.

All a off condition for "Icadime"


Given by the full input voltage. A similar situation occurs for the full bridge shown below which also alternatively places V_{in} across the primary winding, but this time using four switches.





We synchronize switches 1 and 4 together in time and then switches 2 and 3. Note that we place the full V_{in} across two switches in series when the timing puts Sw₂₋₃ in the same sequence and SW₁₋₄ in the alternative sequence. Hence, we reduce switch voltage stress when we employ the required high input voltage to reach high power levels. Again we have a tradeoff as we employ more switches but their individual cost may well be much lower-hopefully a factor of ten.

On the next page we will summarize the switch sequence as well as the voltage ramp on the duty cycle circuit for the full bridge converter topology.

what does centertag bring to the party








2. Input and output currents $i(out) = i_{D5} + i_{D6}$. How it splits is uncertain, but if at anytime it splits equally then: $i_{D5} = i_{D6} = \frac{i(out)}{2}$


During first T_s interval i_{in}(transformer) = ? When i_{D5} = i_{D6}



Review the dot convention on a two turn transformer that says:


if
$$n_1i_1$$
 is positive $\Rightarrow +n_1$ then

is negative $\Rightarrow -n_2i_2$




At the primary on top of the page we have three currents. i_{D5} and i_{D6} flow in opposite directions with respect to the coil dots: i_{in} and i_{D6} are assumed flowing into the dot

$$i_{in} - ni_{D5} + ni_{D6} = 0 \Rightarrow i_{in} = 0$$



SYNCHRONOUS RECTIFIER

Control drives received for freewheeling Up-0




かった

ナンまん

Fig. 2. Synchronous rectifier truth table and drive logic.

For simplicity, the circuit of Fig. 1 has a common 5-V to one another) turn on during each phase of a clock cycle.



simplifies the analysis of controller operation. Fig. 1. Two-phase dual-synchronous controller with a single output. Redrawing the single-chip controller as two separate controllers




Fig. 2. Shown here are the waveforms for the Fig. 1 circuit operating under no-load conditions with a common input voltage of 5 V to both controller channels. These waveforms include the switching nodes of the master con-troller (switching waveform shown on Channel 1) and the slave controller (switching waveform shown on Channel 2), as well as the inductor currents for L1 (Channel 3) and L2 (Channel 4).




Fig. 3. Switching waveforms and inductor currents for the circuit of Fig. 1 are shown here as in Fig. 2 with the circuit operating no-load. However, the input voltage on the master controller (switching waveform shown on Channel 1) has been reduced to 3.3 V, while the input voltage on the slave controller (switching waveform shown on Channel 2) remains at 5 V.

reduced to 3.3 V, the Channel 1 pulse width at zero