

# System Power Configuration

POL

High power density  
switching regulator

550 kHz, 1.6 MHz, or 3 MHz frequency  
options allow small passives

$V_{IN}$   
(3V to 5.5V)

$V_{OUT}$   
(Down to 0.6V)  
Up to 2A

On  
Off


Internal compensation  
simplifies design

Ultra-low 30 nA  
standby current

Cycle-by-cycle current limit  
for short circuit protection



Microcontroller,  
Lower power FPGA,  
ASIC,  
Memory,  
CPLD,  
Digital logic



### Applications

- Blade servers
- N+1 redundant systems
- Telecom line cards
- RAID
- Merchant power

### Features

- Ultra-fast, adjustable gate turn-off
- Internal charge pump
- Wide voltage operation range
- Adjustable turn-off threshold
- Complements TI's TPS2490 hot swap controller

Common  
Power  
Bus

## 5. Comparison of PWM Converters

We now compare the old big three converters (buck, boost and buck-boost) to five new converter topologies that we will be introducing in lectures 14-16. All of the new five topologies will have transformer isolation.. Moreover, as we will see each new topology has a specific power range over which it works best. Below we list converters in ascending order of the power level they can handle as well as the voltage levels. In general, the higher power and voltage level topologies have 2-4 switches rather than the single switch of the big three topologies.


Comparison of the PWM Switching Regulator Topologies

Topology	Power Range (W)	$V_{in/out}$ Range	In/Out Isolation
Buck	0-1000	5-1000	No
Boost	0-150	5-600	No
Buck-boost	0-150	5-600	No
Half-forward	0-150	5-500	Yes
Flyback	0-150	5-500	Yes
Push-pull	100-1000	50-1000	Yes
Half-bridge	100-500	50-1000	Yes
Full-bridge	400-2000+	50-1000	Yes

old

New Ch 6

Conversion @ 20kW with new IGBT switches




Where various transformer-isolated topologies are commonly used.

All 3 introduced in Ch 6



# My 562 Web notes

L16



① L1KW

Buck, Boost, Buck-Boost, flyback

② Big 3 Bridges

1KW

10KW

20KW

③ Bridges

50KW

200KW

As the power level changes we also will need to determine which of the big eight PWM converter topologies is best suited to the required power level. Choice of PWM topology will in turn determine the switch stress experienced by the power switches. Moreover, the timing sequence for driving the various topologies will also vary. In particular, we will cover both switches drives at  $f_{sw}$  and switches synchronized at  $\frac{1}{2} \times f_{sw}$  in our discussions below. On the next page we briefly summarized what we learned in lecture 11 as regards switch topology and power as well as voltage and current levels in the associated switches.

## Gather needs



When selecting a device for the application, it is important to understand the following requirements of the design.

- Output voltage level and regulation needed - is the output protected from surges ? what maximum output voltage protection is required ?
- Output load dynamics such as microprocessor load that changes with various states of the processor.
- Efficiency requirements - will the input source be large reservoir like line power ? or is it a battery that will it be charged often ? or is it a limited supply battery that must be managed well ?

64

- Other considerations of the input supply e.g. variation of the input supply - is it a battery ? is it simple stepped down AC line with lot of ripple ? what is the output impedance of the supply source ? how far is it from the power solution ?
- Physical and environmental issues - e.g. any height limitations ? how is the ventilation for taking away heat ? area available for the power solution ? what is the ambient temperature of operation ? what are the manufacturing requirements e.g. surface mount vs through hole, PCB line, contact limitations, Lead-free, solder reflow temperatures etc. ?
- Finally the cost available to implement the power solution and relative merits of all of the above.



In lectures 16 and 17 we will cover the last of the big eight topologies. We need to employ these circuits to achieve kW power operation. With topology comes different switch stress. That is as the input voltage changes we use different topologies as shown below. The flyback has low parts count but high peak currents than those in a forward converter. The half bridge reduces switch voltage stress because only  $\frac{1}{2}$  the  $V_{in}$  appears across the primary winding. The full bridge requires four switches, two of which require floating gate drive. The push-pull, as we will see below, also works but has a danger of CORE SATURATION. This could cause us to fry the switch if not careful to balance the

1-40 kW

Comparison of the PWM Switching Regulator Topologies


Topology	Power Range (W)	$V_{in}$ Range	In/Out Isolation
Buck	0-1000	5-1000	No
Boost	0-150	5-600	No
Buck-boost	0-150	5-600	No
Half-forward	0-150	5-500	Yes
Flyback	0-150	5-500	Yes
Push-pull	100-1000	50-1000	Yes
Half-bridge	100-500	50-1000	Yes
Full-bridge	400-2000+	50-1000	Yes

① Can make a Buck @ 20kW with IGBT

② Can do DC up to 200 kW

New 3

core so that no imbalances or DC levels occur.



} why high V for high power?

Where various transformer-isolated topologies are commonly used.

**> 90% efficiency**


## Embedded telecom brick solutions

The LM5030 can be used as chipset with the new 100 V LM5100 half-bridge drivers and LM5642 dual synchronous buck controller

Configurations	Controller	Driver	Benefit/application
Push-Pull	LM5030	Not required	High efficiency/medium power
Half-bridge	LM5030	(1) LM5100	High efficiency/medium-high power
Full-bridge	LM5030	(2) LM5100	High efficiency/high power
Multi-output converter	LM5030, LM5642	Optional	High efficiency/multi-output power

- Single resistor oscillator setting
- Synchronizable to external clock
- 1 A sink/source drivers
- Thermal shutdown






**Fig. 3.** A transformer-based dc-ac power stage such as this H-bridge circuit offers galvanic isolation in exchange for added weight, size, cost and efficiency.



# Full Bridge Primary



## Cross-connecting case

1, 4 ON  
2, 3 off

$V_p = +V_g$  for  $D T_{sw}$


Case  $D = 1/2$

equal time

3, 2 ON  
1, 4 off

$V_p = -V_g$  for  $D T_{sw}$

Allows for trf. reset!



↑ Key to Success






# Resetting $L_m$ of Trt via Bridge Drive

$T_{sw(1)}: D_1, D_2$


$T_{sw(2)}: D'_1, D'_2$

$\pm V_g$

Zero intervals  
are key



$V_g = 0$   
 $i_L$  hangs!  
(☹️)



$$f_{primary} = f_p = \frac{1}{T_{sw(1)} + T_{sw(2)}} = f_{sw}''$$



## Effect of nonidealities on transformer volt-second balance

Volt-seconds applied to primary winding during first switching period:

$$(V_g - (Q_1 \text{ and } Q_4 \text{ forward voltage drops}))(Q_1 \text{ and } Q_4 \text{ conduction time})$$

Volt-seconds applied to primary winding during next switching period:

$$-(V_g - (Q_2 \text{ and } Q_3 \text{ forward voltage drops}))(Q_2 \text{ and } Q_3 \text{ conduction time})$$

These volt-seconds never add to *exactly* zero.

Net volt-seconds are applied to primary winding

Magnetizing current slowly increases in magnitude

Saturation can be prevented by placing a capacitor in series with primary, or by use of current programmed mode (Chapter 12)

} block  
dc

① **No assurance:**  $V^+ \neq V^-$   $I_{msure}$   
 Effect of nonidealities core  
 on transformer volt-second balance reset?

Volt-seconds applied to primary winding during first switching period:

$$(V_g - (Q_1 \text{ and } Q_2 \text{ forward voltage drops})) (Q_1 \text{ and } Q_2 \text{ conduction time}) = 0$$

Volt-seconds applied to primary winding during next switching period:

$$-(V_g - (Q_2 \text{ and } Q_3 \text{ forward voltage drops})) (Q_2 \text{ and } Q_3 \text{ conduction time}) = 0$$

These volt-seconds never add to exactly zero.

Net volt-seconds are applied to primary winding


Magnetizing current slowly increases in magnitude

Saturation can be prevented by placing a capacitor in series with primary, or by use of current programmed mode (chapter 11)

Device variations in  $Q_1$ 's



Bridge Transformer Dissipation at 80°C  
720-W output




Winding loss  
Core loss

**Fig. 10.** Measured total loss of 150-kHz bridge transformer providing 12 V at 60 A.




# Flexibility of Bridge




$$E_{AB} \equiv D V_g - (1-D) V_g$$

$$= (2D-1) V_g$$



Useful for ?



$$i_p = i_{sec} \frac{n_p}{n_{sec}}$$

always sums to  $I_L$  @  $2f_{sw}$

$$i_g = i_{L_m} (@ f_{sw}) + i_p (@ 2f_{sw})$$


Always  
resets

$T_{rf}$

at  $f_{sw}$

due to  $\bar{V}_p = \pm \bar{V}_g$


dominates  
@ heavy load



$+V_g$ :  $D_5$  ON,  $D_6$  off  $I_{D5} = I_{load}$   
 for  $D_5 T_{sw}$

$-V_g$ :  $D_5$  off,  $D_6$  ON  $I_{D6} = I_{load}$   
 for  $D_6 T_{sw}$

$V_g = 0$ :  $I_L$  pulls both diodes  
 for  $D_5$  &  $D_6$  ON  $I_{diode} = \frac{I_L}{2}$   
 twice  $I_{D5} = I_{D6} = \frac{I_{load}}{2}$





# 60A, No Heat Sinks

## Integrated MOSFET Drivers

- Smallest Solution Size
- No Need for External FET Driver ICs

$V_{IN} = 4.5V$  to  $36V$

## $\pm 5\%$ Current Balancing

- Lowest Thermal Stress
- Smallest Inductors and MOSFETs

Synchronizable  
Up to 600kHz/Phase



Actual Size

LTC3730  
PolyPhase

5-Bit VID  
VRM 9.0 & 9.1  
or IMVP III

LTC<sup>®</sup>3731 supports 12-phase operation and 240A output






$V_{OUT} = 0.8V$  to  $7V$  at  $60A$

## Fixed Frequency Operation

- Low Output Noise and Less Output Filtering

**Broadest Family of PolyPhase<sup>®</sup> DC/DC Controllers**

Replace two Q by two C!





## Embedded telecom brick solutions


The LM5030 can be used as chipset with the new 100 V LM5100 half-bridge drivers and LM5642 dual synchronous buck controller

Configurations	Controller	Driver	Benefit/application
Push-Pull	LM5030	Not required	High efficiency/medium power
Half-bridge	LM5030	(1) LM5100	High efficiency/medium-high power
Full-bridge	LM5030	(2) LM5100	High efficiency/high power
Multi-output converter	LM5030, LM5642	Optional	High efficiency/multi-output power

Fig 6.1b


- Single resistor oscillator setting
- Synchronizable to external clock
- 1 A sink/source drivers
- Thermal shutdown





**Fig. 7.** Driving LEDs require precise timing, duty factor and amplitude

# Integration IA2521 LED Flash Driver



## FEATURES:

- Buck-boost, 2.7 – 4.5V input
- 95% efficiency with tiny inductor
- Separately controllable torch and flash brightness
- Flash rise time same as for Xenon tube
- **Very low cost!**

For more information visit  
[www.integration.com](http://www.integration.com)  
Or call Integration at  
(650) 969 4100

 INTEGRATION

One of the fastest-growing fabless semiconductor companies in Silicon Valley, Integration designs and delivers tested wafers and packaged ICs for Power Management, RF, and Modern/Wireline applications.




# All Q off condition for "deadtime"

5

Given by the full input voltage. A similar situation occurs for the full bridge shown below which also alternatively places  $V_{in}$  across the primary winding, but this time using four switches.

Full Bridge




$$L_{pk} = \frac{1.4 \cdot P_{out}}{V_{in(min)}}$$

$$V_{SW} = V_{in}$$

$$P_{out} = 0 - 1 \text{ KW+}$$

V between all Q off



$\frac{V_{in}}{L_A}$



The full-bridge regulator topology.


We synchronize switches 1 and 4 together in time and then switches 2 and 3. Note that we place the full  $V_{in}$  across two switches in series when the timing puts  $SW_{2,3}$  in the same sequence and  $SW_{1,4}$  in the alternative sequence. Hence, we reduce switch voltage stress when we employ the required high input voltage to reach high power levels. Again we have a trade-off as we employ more switches but their individual cost may well be much lower-hopefully a factor of ten.

On the next page we will summarize the switch sequence as well as the voltage ramp on the duty cycle circuit for the full bridge converter topology.

above w/o secondary C.T


Next secondary with C.T.  
What does center tap bring to the party?





a. First  $T_s$  switch interval:  $+V_g$  and zero applied sequentially

There are therefore two  $T_{sw}$  intervals one with  $+V_g$  and one with  $-V_g$  across the primary. Below is that during the first  $T_s$  in the primary with  $+V_g$ .  $V_T$  switches between 0 and  $V_g$  like non-isolated buck as follows during  $T_{sw}$ . During D  $V_g$  is applied and during D' zero is applied.



b) Second  $T_{sw}$  interval:  $-V_g$  and zero applied


The primary circuit looked at during the second  $T_s$  timing interval is different  $T_{sw} \rightarrow 2T_{sw}$  because  $-V_g$  is applied during D and zero during D'.





# 2<sup>nd</sup> switch period:

8



By symmetry we reset the core of the transformer  $L_m$  over  $2T_s$ . Up during D of the first  $T_s$  and down during D of second  $T_s$ .

$$\langle v_{Lm} \rangle_{2T_s} = 0$$

Because of the switching configuration the transformer waveforms are at a frequency  $f_s/2$ , not at  $f_{sw}$ .

## 2. Secondary Voltage $V_s$ Timing:

## SECONDARY of TEF

3) a) During first  $T_s$  interval **one diode full tilt  $I_{sc}$**

During D

V on secondaries

$$is nV_g \equiv V_s$$

\* on coils tell

diode  $D_5$  on and diode  $D_6$  off

**only  $D_5$  ON**

**carrying full  $i$**

b) During Second  $T_s$  interval

4)  $I_{sc}/2$  per diode **due to  $i_L$  flywheel**

During D'

V on secondaries

is zero as  $V_T = 0$

\* on coils tell

both  $D_5$  and  $D_6$  will be on

$D_5$  stays on due to  $i_L$

$D_6$  goes on due to secondary polarity and the dot convention

**$D_5$  ON  $D_6$  ON each  $I/2$**

Find on your own for D  $Q_2, Q_3$  and  $D_6$  are on while for D' diodes  $D_5$

5

**each diode**



**Diode staircase**


For  $D_1$  interval  
 $V_p = 0 \Rightarrow V_{sec} = 0$

and  $D_6$  are on.

## 2. Input and output currents


$i(\text{out}) = i_{D5} + i_{D6}$ . How it splits is uncertain, but if at anytime it splits equally then:  $i_{D5} = i_{D6} = \frac{i(\text{out})}{2}$

During first  $T_s$  interval  $i_{in}(\text{transformer}) = ?$  When  $i_{D5} = i_{D6}$



With all Q off  $i_{prim} = 0$


Review the dot convention on a two turn transformer that says:



if  $n_1 i_1$  is positive  $\Rightarrow +n_1$  then

is negative  $\Rightarrow -n_2 i_2$

watch dots  $i_1$   
 $n_1 i_1 + n_2 i_2 = 0$



coming into the dot  
 in secondary and  
 into dot of primary

At the primary on top of the page we have three currents.

$i_{D5}$  and  $i_{D6}$  flow in opposite directions with respect to the coil dots:

$i_{in}$  and  $i_{D6}$  are assumed flowing into the dot

$$i_{in} - n i_{D5} + n i_{D6} = 0 \Rightarrow i_{in} = 0$$




$V_o - nV_g = 2V_{out} = 2nV_g$

2nd  $T_{sw}$  "D"

first  $T_{sw}$  "D" intervals only  
 $\pm$  flow direction

flows out of dot cancel if equal assuming  $i_{D5} = i_{D6}$   
 For  $i_{in}$  alternating then in general  $i_{D5}$  and  $i_{D6}$  alternate the flows as shown below but always the load receives current either for  $i_{D5}$  or  $i_{D6}$ :



1  $I_{stress}$  primary  
 $I_{prim}(i_{in}) = n \sum I_{sec}$   
 2  $V_{stress}$  rectifier diodes  $\approx 2V_{out}$ ?

$i_1 = i_{in} + i_m$   $\rightarrow i_1$  has two components

During the first  $T_s$  we find during interval D the two equations below  
 $i_m = i_1 - n i_{D5} + n i_{D6}$  Transformer input  
 $i(out) = i_{D5} + i_{D6}$  Transformer output

During the second  $T_s$  period  $T_s \rightarrow 2T_s$  during the same interval D we get the same result for  $i_m$  and  $i_{out}$ . Note in the first  $T_s$  with  $+V_g$  applied  $i_{D5} \neq 0$  but  $i_{D6} = 0$ . Whereas in the second  $T_s$  with  $-V_g$  applied  $i_{D5} = 0$  but  $i_{D6} \neq 0$ .

$\Rightarrow$  Switching ripple at  $f_s$   
 $\Rightarrow$  Transformer ripple occurs at  $f_s/2$ !

only one diode on during "D"

D intervals one secondary diode conducts

D' intervals ?


## SYNCHRONOUS RECTIFIER

The diagram shows a 4-to-1 multiplexer implemented using two 2-to-1 multiplexers and a 2-to-4 decoder. The decoder has two inputs, Gate A and Gate B, and four outputs labeled Gate C, Gate D, Gate E, and Gate F. The first 2-to-1 multiplexer has Gate C and Gate D as inputs and its output is Gate G. The second 2-to-1 multiplexer has Gate E and Gate F as inputs and its output is Gate H. Gate G and Gate H are the final outputs of the 4-to-1 multiplexer.

ON  
off  
same  
time




to one another) turn on during each phase of a clock cycle. For simplicity, the circuit of Fig. 1 has a common 5-V




**Fig. 1.** Two-phase dual-synchronous controller with a single output. Redrawing the single-chip controller as two separate controllers simplifies the analysis of controller operation.





**Fig. 2.** Shown here are the waveforms for the Fig. 1 circuit operating under no-load conditions with a common input voltage of 5 V to both controller channels. These waveforms include the switching nodes of the master controller (switching waveform shown on Channel 1) and the slave controller (switching waveform shown on Channel 2), as well as the inductor currents for L1 (Channel 3) and L2 (Channel 4).



**Fig. 3.** Switching waveforms and inductor currents for the circuit of Fig. 1 are shown here as in Fig. 2 with the circuit operating no-load. However, the input voltage on the master controller (switching waveform shown on Channel 1) has been reduced to 3.3 V, while the input voltage on the slave controller (switching waveform shown on Channel 2) remains at 5 V.

reduced to 3.3 V, the Channel 1 pulse width at zero load increases to about 3.25  $\mu$ s. This change reflects