


Q stress ($V_{DS}(off)$): Flyback diode ON



$$|V_p| = \left(\frac{V_o}{n_2}\right) n_1 \quad \text{+ polarity}$$

time zero

$$+V_g \rightarrow 0 \rightarrow -\frac{V_o n_1}{n_2} - \frac{V_{low} n_1}{n_2}$$


V_p from secondary



Soon Ch 19
 L_d CAN cause ringing with $C_{gs}(off)$ oh no see V_{pk}

Intro to Pbm 6.4

$V_{ds}(\text{off})$ stress is worst case (w.o. L_e) $= V_g + \frac{V}{n}$



L_e (leakage) exists: Next level





$$V_e = L_e \frac{di}{dt}$$

$$V_{ds}(\text{off}) = V_g + \frac{V}{n} + V_e$$




$V_{ds}(\text{off})$ is correct?

Next next level



Series resonance



No
Ch 19



changes
to



Ring causes EMC noise!
cannot pass compliance



Peak V
Kills
Ring
Worst
of
all




Figure 1b: Flyback converter drain voltage with no snubber

How to reduce ringing?




Figure 1a: Flyback converter schematic



What about L (leakage) in series
 it stores $\frac{1}{2} I_{pk}^2 L$ when FET is ON

FET goes off this energy "rings"
 $C_{os(off)}$
 via 
 L_e ← 563

Transistor stress in flyback converter

V_a
 I_a

V_{ds}
 I_d



Vdspk it happens when Q turns OFF

D turns on only on interval 3 and remains reversed biased as long as : $(V_g - V_{ds})(N_2/N_1) > V$) OK?

The average power loss P_s for parasitic elements L_L and C_{ds} is

$$P_s = 1/2 L_L I_M^2 f_s$$

Transistor voltage peak Vdspk is:

$$V_{dspk} = V_g + (N_1/N_2)(V + V_d) + (D/D^2)(R_o/R)V_g$$

$$R_o = (L_L/C_{ds})^{1/2}$$

The oscillation frequency for the over-voltage is determined by L_L and C_{ds}

old worry
 V_g plus voltage from 600

ch 19

Killer V Ring $2e/C_{ds}$
from

Choices

FET with C_{gs}
Trf with L_l

Consequences



One fix is use two Q
in series driven the same

$V_{gs}(\text{off})$ effects $\div 2$

Second fix Clamp primary

