Lecture 37
Introducing Discontinuous Conduction Mode
A. Discontinuous Conduction Mode (DCM) versus Continuous Conduction Mode (CCM): Circuit Topology Transitions

1. Review of CCM and Transition to DCM
a. Buck and Boost Examples
2. Unidirectional Current Flow Switches: Simple Diode
3. Ripple on Switch Mode Signals Versus DC Levels
4. Bi-directional Switch Insures CCM Operation
5. Summary of DCM Conditions
B. Empirical Differences in CCM versus DCM Operation
6. System Dynamics and AC Transfer Functions
7. Equilibrium or DC Transfer Function Changes
a. Buck
b. Buck-Boost
C. Quantifying the CCM to DCM Transition
8. "K Parameters": $\mathrm{K}_{\text {critical }}$ versus K Plots
a. General Concept of $\Delta l>I(D C)$
b. Buck Case
c. Boost Case
d. Buck-Boost Case
9. I (critical), $\mathrm{R}_{\text {critical }}$ and $\mathrm{K}_{\text {critical }}$ and their comparision with K(D)

Lecture 37
Discontinuous Conduction Mode

## A. Discontinuous Conduction Mode (DCM) versus Continuous Conduction Mode <br> (CCM): Transitions

1. Review of CCM and Transition to DCM

We show below an UPS converter block diagram to review the basic blocks of a PWM or switch mode converter.

1. UPS (Uninteruptable Power Supply) Converter Block


Mains Low EMI
Rectifier
Feedback
Highly Stable
DC output
Consider a converter with operation in a single quadrant of $V_{0}-I_{0}$ operation at the load. The $50-60 \mathrm{~Hz}$ mains is converted to DC. The DC acts as a voltage rail for square wave generation at the switch frequency, which is $10^{3}$ to $10^{4}$ larger than the mains value. The key to achieving a stable DC output, from the switch mode signal is two-fold. One is the use of an output filter set at near the switch frequency and two the use of feedback to alter the duty cycle of the switches to achieve a controlled DC output.
We need to make a careful choice of $L$ and $C$ low pass filter
elements at the load to achieve low ripple dc output. PWM Signal Input to LC Filter


The frequency spectrum for a square wave of peak value $\mathrm{V}_{\mathrm{oi}}$ has a simple Fourier spectrum as shown below in terms of the switching frequency $f_{\text {sw }}$. We showed previously the Fourier coefficients of the square wave vary as $\left(2 \mathrm{~V}_{\mathrm{o}} / n \pi\right) \operatorname{Sin}(n \pi / 2)$. We must set the low pass filter to attenuate heavily all signals with $f>f_{s w}$.


$$
\left(=1 / T_{s}\right)
$$

Usually simple two pole filtering $f_{c}$ of a single L-C section allows for a $40 \mathrm{~dB} /$ decade drop in signal above the cut-off frequency.

$$
f_{C}=\frac{1}{2 \pi \sqrt{L C}}
$$

What we will see in CCM to DCM transitions is that the AC signal into the L-C filter will change wave-shape. Hence, the output DC level is expected to change when this occurs.

$\frac{\mathrm{V}_{0}}{\mathrm{~V}_{\mathrm{oj}}}$ is flat or DC-like below $\mathrm{f}_{\mathrm{c}}$ and rolls off at $40 \mathrm{~dB} /$ decade $V_{\text {oi }}$ above $f_{c}$. Placement of $f_{c}$ compared to $f_{s w}$ is one key decision to be made by the PWM dc-dc converter designer.

After the output filter you have an effective $D C V_{0}=M(D) V_{\text {in }}$ plus the ac ripple. Whose magnitude is set by the filter design. So for a variation of $\mathrm{V}_{\mathrm{oi}}=\mathrm{V}_{\mathrm{d}}$ level we will see at the output a ripple variation in normal CCM operation.


As we will soon see it is the relative value of the $A C$ ripple, $\Delta$, compared to the dc levels, I(DC), that is crucial to the transition in circuit conditions from the CCM to the DCM. Usually this occurs at light loads where $\Delta \mathrm{V}(\mathrm{ac})>\mathrm{V}_{\mathrm{DC}}$. Since all switch mode power supplies can be operated open circuit or at light load we have to deal with DCM in a complete power supply design. We cannot avoid DCM of operation.
2. Review of CCM and Transition to DCM

## a. Buck and Boost With Unipolar Switches

 1. Buck CircuitBuck converter example, with single-quadrant switches


## 2. Boost Circuit



Mode boundary:
Previous CCM soln:

$$
\begin{array}{lll}
I>\Delta i_{L} & \text { for } C C M & I=\frac{V_{g}}{D^{\prime 2} R}
\end{array} \quad \Delta i_{L}=\frac{V_{g}}{2 L} D T_{s}
$$

3. Brief Introduction to DCM operation

Since both $\Delta I$ and $I$ vary with circuit ( $\mathrm{L}, \mathrm{R}, \mathrm{Vg}$ ) and timing parameters, D, we can set a condition for $\Delta l>I$. In CCM the transistor and diode alternatively conduct and the switching period $T_{s}$ has only two portions: DT ${ }_{s}$ (transistor-on and
diode-off) and $\mathrm{D}^{\prime} \mathrm{T}_{\mathrm{s}}$ (diode-on and transistor-off). We thus have two electrical circuits occurring over a switch period.

In PWM dc-dc converters we can find load conditions where circuit voltages and currents are zero for a brief time interval. During this unique interval, a new and third circuit topology combination not normally allowed is now possible. This is called the DCM mode and will turn out to be a big practical advantage in several ways. In the DCM mode the $D T_{s}$ interval is usually unchanged because the transistor conduction is controlled solely by the control signal D, which is independent of circuit operation. However, the D' $T_{s}$ period is divided by circuit conditions into two new portions, often called $D_{2}$, and $D_{3}$. The diode conduction duration depends solely on the circuit conditions which change during the $\mathrm{D}^{\prime} \mathrm{T}_{\mathrm{s}}$ interval to shut -off the diode prematurely. When turn-off occurs depends on the load conditions. The value of $\mathrm{D}_{2}$ or $\mathrm{D}_{3}$ in DCM operation becomes an additional unknown in addition to D . This division of the D' interval into $D_{2}$ and a new $D_{3}$ interval usually happens when I (out) has a minimum DC value called the critical current, $I_{\text {critical }}$. DCM usually occurs at light load and $\mathrm{V}_{\text {out }}$ jumps up from its CCM value, for the buck-boost converter, to a higher value output-voltage as we will see herein. This can be very useful for power supplies employed for starting fluorescent lights, which initially have zero load till gas ignition or breakdown occurs. That is we need an initial large voltage to start the lamp. It could be deleterious for a microprocessor or logic power supply if the over-voltage damages circuits.
2. Unidirectional Current Restriction of Solid State Switches will insure DCM of operation.

Consider a simple uni-directional current flow diode:


The switch mode circuit conditions alone make the diode to switch on/off in synch with the actively driven transistor. We need no active diode control. However, in some cases shown below the diode is inadvertently shut off when I(load) $<\mathrm{l}_{\mathrm{DC}}(\mathrm{min})$, regardless of the transistor switch state. This introduces a third circuit condition or state within the switch period, to the two states we have considered so far in CCm operation. This third state will alter both average DC and AC properties of the basic converter circuits. Lets look at the Boost circuit as we reduce the DC current level at the load. We still have the case above that the inductor current is positive and flows through the diode during the entire switch period. However, this is precariously depending on the DC level of the inductor current. What occurs if we reduce the DC current level lower than that shown above?? Can the diode conduct a negative current? What does the negative current do the inductor current waveform. In turn does this create a third circuit condition that we have been droning on about? Lets do this in two steps. First at the edge---

Increase $R$, until $I=\Delta i_{L}$


Minimum diode current is $\left(I-\Delta i_{L}\right)$ Dc component $I=V / R$ Current ripple is

$$
\Delta i_{L}=\frac{\left(V_{g}-V\right)}{2 L} D T_{s}=\frac{V_{g} D D^{\prime} T_{s}}{2 L}
$$

Note that $I$ depends on load, but $\Delta i_{L}$ does not.

CCM-DCM boundary


Now over a portion of the switch period the inductor current

Increase $R$ some more, such that $I<\Delta i_{L}$


Minimum diode current is ( $I-\Delta i_{\nu}$ ) Dc component $I=1 / R$ Current ripple is

$$
\Delta i_{L}=\frac{\left(V_{g}-V\right)}{2 L} D T_{s}=\frac{V_{g} D D^{\prime} T_{s}}{2 L}
$$

Note that $I$ depends on load, but $\Delta i_{L}$ does not. The load current continues to be positive and non-zero.


is zero and the diode is turned off creating a third circuit condition. One can think of this transition, from two circuit states per switch period to three circuit states per switch period, as the CCM to DCM transition. Let's do this another way, by concentrating on the value of the AC ripple.

## 3. Large Ripple Compared to DC levels occurs for all PWM DC-DC converters at low load current.

Usually the AC ripple level is fixed by the output L-C filter design. We will see later that we can have a critical capacitance value that makes the ripple too large and causes CCM to DCM transitions. As $\mathrm{I}_{\mathrm{DC}}$ (out) reduces at light load the ac ripple eventually exceeds the dc levels. This is shown below.


For large $\mathrm{I}_{\mathrm{DC}}$ the current is always positive, never going negative. This case is insured by a low load resistance, that draws a high DC current. Given the size of the ripple, there will be a load resistor where $I_{D C}$ decreases to a critical level. If $R>R_{\text {critical }}$ then I(load) will decrease but the $\Delta i$ remains the same. Eventually, $\Delta i$ will TRY TO GO NEGATIVE, but the diode will not allow this polarity current flow to occur. Below we show I(load) just reaching I(critical). I(critical) will separate the CCM and DCM operating modes.


CCM case $\mathrm{I}_{\text {critical }} \geq \Delta i ; \mathrm{I}_{\text {critical }} \leq \Delta i \operatorname{DCM}$ occurs
Since $\Delta i$ in the converter circuit usually varies as $V / L$ we can also state that DCM occurs when the circuit inductor is too small. L must be large enough to maintain $\Delta i$ small enough at $\mathrm{I}_{\text {out }}<\mathrm{I}$ (critical). Otherwise the diode cuts off and we get a third Circuit State during the switch period.

> CCM
> $V_{0} \neq f\left(R_{\mathrm{L}}\right)$ Ideal
> $V_{0} / V_{\text {in }}=M(D)$
> $\mathrm{V}_{\mathrm{o}} / \mathrm{V}_{\text {in }}$ steady
> at light load
> DCM
> $V_{o}=f\left(R_{L}\right)$ Non-ideal
> $V_{o} / V_{\text {in }}=M\left(D, R_{L}\right)$
> $V_{0} / V_{\text {in }}$ jumps up at
> light load

## Boundary

$\mathrm{I}_{\mathrm{AV}}($ out $)>\Delta \mathrm{i}$
$\mathrm{I}_{\mathrm{Av}}(\mathrm{out})=\Delta \mathrm{i}$
$\mathrm{I}_{\mathrm{AV}}($ out $)<\Delta \mathrm{i}$
$|\Delta i|=I_{\text {critical }}$

CCM
Ideal V source

DCM
$V$ source with $V_{o}=f\left(R_{L}\right)$
4. Bi-directional Switch to Insure CCM Operation

For the same converter topology a different choice of solid state switch other than a diode means the same converter can NEVER operate DCM. The simplest case occurs when we replace the unidirectional diode with a power bidirectional MOSFET in the buck converter. Of course in this case the bipolar series transistor and the shunt CMOS transistor have complementary switch drives $C$ and $\bar{C}$. Notice that the MOSFET must be inserted into the circuit with source and drain connections reversed, to replace the diode. The normal operation for the MOSFET only allows for the blocking of positive voltage but with this reversal we can now block negative voltage as well!


Lets consider a simple Buck converter with complementary control signals to the two switches as shown below:


Buck converter, implemented using a synchronous MOS rectifier. Can this circuit with a MOS transistor replacing the
diode ever operate DCM? No, this converter cannot operate in DCM because the "synchronous rectifier" is a "twoquadrant current-bi-directional switch." Thus, a change in current direction, positive or negative, will not turn the MOSFET off. DCM occurs when the switches are unipolar BUT V or I is bipolar. This always occurs when the output is unloaded for all converters.

What if $R \rightarrow \infty$ ? (open load)--will we still get CCM operation using a MOS rectifier?


For $\mathrm{R} \rightarrow \infty$, the "dc component" of the current becomes zero. The ripple remains, and causes the current to be positive for half of the switching period, and negative for the other half. The CMOS transistor can handle this in the CCM. Contrast this behavior to the diode behavior, which goes on/off as set by circuit voltages but not the applied control signals. The circuit waveforms alone set when we have an open or short for a diode.


For gated switch devices the control signal alone sets on/off conditions and we will usually get only the two circuit conditions. However, the use of diodes in converter circuits can ensure DCM operation if we wish it to occur at low loading conditions. Let's emphasize that DCM operation is not worse or better than CCM operation. Detailed advantages and disadvantages will be given later. Some potential advantages to DCM are: automatic reset of inductor current to zero each switch cycle insuring no core saturation and the more stable AC response of the DCM of operation that we will study in Chapter 10. Please read the first half of Chapter 10 in Erickson at this time along with all of Chapter Five.

So, in simple diode-transistor switch implementation, if the load resistor is made too big (unloaded output)

$$
\frac{\mathrm{V}_{\mathrm{O}}}{\mathrm{R}}<\Delta \mathrm{i}
$$

$\Rightarrow \mathrm{DCM}$ occurs with three time periods within the switching interval $T_{s}$ because the diode goes off when it should be on we get a third time interval $D_{3} T_{s}$ or $D^{\prime \prime} T_{s}$.

We compare CCM and DCM operations below:

Heavy load
CCM operation for Buck

Light load
DCM operation for Buck

There are four points to be made for DCM Operation

## DCM of Operation

- Occurs because switching ripple in inductor current or capacitor voltage causes polarity of applied switch current or voltage to reverse, such that the current- or voltage-unidirectional assumptions made in realizing the switch are violated.
- Commonly occurs in dc-dc converters and rectifiers, having singlequadrant switches. May also occur in converters having two-quadrant switches.
- Typical example: dc-dc converter operating at light load (small load current). Sometimes, dc-dc converters and rectifiers are purposely designed to operate in DCM at all loads.
- Properties of converters change radically when DCM is entered:


## $M$ becomes load-dependent

Output impedance is increased
Dynamics are altered
Control of output voltage may be lost when load is removed
What effect does DCM vs. CCM operation have on the circuit conditions?


## B. Empirical Differences in CCM versus DCM Operation

1. System Dynamics and AC Transfer Functions

We will see in Erickson Chapters 9 and 10 the dynamic loop gain $\mathrm{A}_{\circ}$ is different for DCM and CCM:
a $\frac{\text { CCM }}{\text { DCM }}$
a. Aol has two poles-potentially unstable to oscillation if feedback is applied. . Also has right
b. Also has right half plane zero which enhances instability due to extra phase. This zero
cannot be canceled out by a
LHP pole.
c. Lower $I_{\text {peak }}$ and $\mathrm{V}_{\text {peak }}$ for switch stress which means less expensive switches.
3. Efficiency of $\mathrm{P}_{\mathrm{o}} / \mathrm{P}_{\text {in }}$

Higher Efficiency

DCM<br>Lower Efficiency

4. $Z_{\text {out }}$ Values
${ }_{\text {Lower }}^{\text {Cout }}$
DCM
Higher $Z_{\text {out }}$
Some applications are better served by CCM or DCM operation. In short both DC and AC requirements of a given source must be well know before you choose CCM over DCM operation.

## 2. Equilibrium or DC Transfer Function

## Changes

a. Buck

The volt-sec balance across an inductor and the current sec balance across a capacitor allowed us to determine the
equilibrium transfer functions. Now we have a third circuit to include in the balance equations over the switch period as shown below. That is, we explicitly break out the three circuit topologies that the DCM of operation brings to the party. Because there are three circuits and three time intervals, this complicates the volt-sec and A-sec balance conditions we must evoke in order to find the DC transfer functions. We also expect these transfer functions to be DIFFERENT from CCM values.


The DC transfer functions will clearly be different. Below on page 16 we outline the general case. In part $b$ we examine the buck-boost circuit, for a specific insight into the changes the CCM to DCM transitions bring to the DC output. Finally in lecture 38 we revisit this transition for all three basic circuits and derive general solutions for the DCM transfer functions in equilibrium via the solution of quadratic equations evolving from both volt-sec and A-sec balance.

For steady state:

## CCM <br> $\mathrm{D}_{1}$ and $\mathrm{D}_{2}$ only <br> for

circuit
The steady-state conditions:
$\left\langle v_{L}\right\rangle=0$ Two terms:
$D_{1} \& D_{2}$
$<i_{c}>=0$
$\frac{\mathrm{V}_{\mathrm{o}}}{\mathrm{Vg}_{\mathrm{g}}}=\mathrm{M}(\mathrm{D})$
No effect on load resistance
$<v_{L}>=0$ Three terms:

$$
\begin{aligned}
\mathrm{D}_{1}, \mathrm{D}_{2} \& \mathrm{D}_{3} \\
<i_{\mathrm{c}}>=0
\end{aligned}
$$

Explicit $\mathrm{R}_{\mathrm{L}}$ dependence

Particulars for the buck converter DCM DC transfer function will be given in lecture 38. For now realize that the transfer function is different. This means upon the CCM to DCM transition the output voltage will change. We will illustrate this below for the buck-boost where upon CCM to DCM transition the output voltage INCREASES.

## b. Buck-Boost CCM to DCM Transition

Consider the buck-boost converter circuit below with C considered $\infty$ and L set by the designer and $\mathrm{f}_{\mathrm{sw}}=100 \mathrm{kHz}$, $\mathrm{T}_{\mathrm{s}}=10 \mu \mathrm{~s}$. We will solve this first intuitively and later use a more formal approach in lecture 38.


Clearly in CCM operation in steady state: $\mathrm{DV}_{\text {in }} / \mathrm{D}^{\prime}=$ Vout yields $\mathrm{D}=0.5$ to achieve for this case the as stated conditions $\mathrm{V}_{\text {out }}=-12 \mathrm{~V}$ with $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{g}}=12 \mathrm{~V}$. We also know $R_{\text {out }}=0.6 \Omega$,so $\mathrm{I}_{\text {out }}=20 \mathrm{~A}$. Next $\mathrm{I}_{\text {in }}=\mathrm{Dl}_{\text {out }} / D^{\prime}$ gives $\mathrm{I}_{\text {in }}=20 \mathrm{~A}$ for CCM operation. As we saw previously for the buck-boost the inductor current $I_{2}=l_{\text {in }}+l_{\text {out }}=40 \mathrm{~A}$. The ac conditions will be approximated by linear ramps and set by the choice of $L$.

What happens if $\mathrm{R}_{\text {out }}$ increases or decreases in the two separate cases of CCM and DCM?? The surprise will be for DCM as we will see.

For the inductor current: $\quad \Delta \mathrm{i}_{\mathrm{L}}=\left(\mathrm{V}_{\mathrm{L}} / \mathrm{L}\right) \mathrm{dt}$
At 100 kHz and $\mathrm{D}=0.5$ we find: $\Delta \mathrm{i}_{\mathrm{L}}=(12 / \mathrm{L})(1 / 2)(10 \mu \mathrm{~s})$
$\Delta \mathbf{i}_{\mathrm{L}}$ varies with the L choice as shown below. For the first two choices ( 10 and $0.75 \mu \mathrm{H}$ ) CCM operation is maintained since $L$ is big enough to keep $\Delta l$ small but for the third choice $\mathrm{L}=0.5 \mu \mathrm{H}$ DCM operation occurs because L gets too small and $\Delta l$ too big.

| L | $\Delta \mathrm{i}_{\mathrm{L}}$ | Comment |
| :---: | :---: | :---: |
| $\begin{aligned} & \quad 10 \mu \mathrm{H} \\ & \mathrm{I}_{\mathrm{L}} \text { (inductor) } \\ & =40 \mathrm{~A} \\ & \mathrm{I}_{\mathrm{in}}(\mathrm{DC})=20 \mathrm{~A} \end{aligned}$ | 6 A | $\begin{gathered} \text { CCM } \\ \text { small fraction of } 40 \mathrm{~A}=\mathrm{I}_{\mathrm{L}}(\mathrm{DC}) \\ \mathrm{I}_{\text {peak }}=43 \mathrm{~A}=\mathrm{I}_{\mathrm{L}}(\mathrm{DC})+1 / 2 \Delta \mathrm{i}_{\mathrm{L}} \\ \mathrm{I}(\mathrm{~min})=37 \text { Amperes } \end{gathered}$ |
| $\begin{aligned} & \quad 0.75 \mu \mathrm{H} \\ & \mathrm{I}_{\mathrm{L}} \text { (inductor) } \\ & =40 \mathrm{~A} \\ & \mathrm{I}_{\text {in }}(\mathrm{DC})=20 \mathrm{~A} \end{aligned}$ | 80A | $\begin{gathered} \text { CCM } \\ \text { Ripple exceeds } 40 \mathrm{~A}=\mathrm{I}_{\mathrm{L}}(\mathrm{DC}) \\ \mathrm{I}_{\text {peak }}=80 \mathrm{~A}=\mathrm{I}_{\mathrm{L}}(\mathrm{DC})+1 / 2 \Delta \mathrm{i}_{\mathrm{L}} \\ \mathrm{Imin})=0 \text { Ampere } \end{gathered}$ |



Note $\mathrm{L}=0.75 \mu \mathrm{H}$ is the critical inductance for it allows $\mathrm{i}_{\mathrm{L}}$ to just reach zero at $t=10 \mu \mathrm{~s}$. While $\mathrm{i}_{\text {in }}$ and $\mathrm{i}($ diode) when added together just form the $i_{L}$ triangle wave out of two sawtooth waves. Finally, note if $R_{L}$ varies from 0.6 to $0.5 \Omega$ or lower values (but not up to $0.7 \Omega$ ) there will be NO effect on the Vout for CCM operation via $\mathrm{V}_{0} / \mathrm{V}_{\text {in }}$ is only $\mathrm{M}(\mathrm{D})=\mathrm{D}^{\prime}$ for boost. Why is the higher resistor going to be an issue? The third L choice, $0.5 \mu \mathrm{H}$, causes the $\mathrm{i}_{\mathrm{L}}, \mathrm{i}_{\mathrm{in}}$ and i(diode) waveforms to vary as shown below and DCM operation to occur because the ripple is greater than the DC values. This changes the DC transfer function.

I(inductor)


I(input)


I(diode)


Current waveforms with $L=0.5 \mu \mathrm{H}$.

Assuming the active duty cycle control $\mathrm{D}=1 / 2$ is maintained on the transistor on-time we can now determine DCM current levels and compare to the prior CCM cases: $\Delta \mathrm{i}_{\mathrm{L}}=$ $(12 / 0.5 \mu \mathrm{H}) 5 \mu \mathrm{~s}=120 \mathrm{~A}$ peak. In the middle curve above the average $\mathrm{l}_{\mathrm{in}}$ is then given by $0.5 \mathrm{Li}^{2} / \mathrm{T}_{\mathrm{s}}=30 \mathrm{~A}, 10 \mathrm{~A}$ higher than in the CCM case. Indeed circuit conditions are different. Let's determine quantitatively the differences.

We now have $I_{L}(D C)=60 A$, which is still twice the average $I_{\text {in }}$ for $D C M$, not the $40 A=I_{L}$ for the previous two cases, so l(load) is increased by 10A from 20 to 30A. This is now consistent with $\mathrm{I}_{\mathrm{L}}=\mathrm{I}_{\text {in }}+\mathrm{I}_{\text {out }} . \mathrm{P}_{\text {in }}=\mathrm{P}_{\text {out }}$ also checks. What about $\mathrm{V}_{\text {out }}$ however is it really still -12 volts? That is for the DCM of operation, $\mathrm{V}_{0} / \mathrm{V}_{\text {in }} \neq \mathrm{D}^{\prime} \mathrm{V}_{\mathrm{g}}$ Hence, the value of -12 for the output we got previously assuming CCM operation is probably invalid.

Assuming as a starter $\mathrm{V}_{\text {out }}$ doesn't change (we will see this assumption is wrong) then $i_{L}$ ramps down to zero in the diode-on Tr-off period we guess. $\mathrm{L}=0.5 \mu \mathrm{H}$ will cause $\mathrm{i}_{\mathrm{L}}$, $\mathrm{i}_{\text {in }}$ and i(diode) waveforms as shown previously and DCM operation occurs. This will make $\mathrm{V}_{0}$ change from -12 V to 14.7 V as we will soon see. Lets use power balance to try and find $\mathrm{V}_{\text {out }}$ assuming D remains $1 / 2$ and $\mathrm{V}_{\text {in }}=\mathrm{V}_{\mathrm{g}}=12 \mathrm{~V}$ for starters. For the transistor on-time:

$$
\Delta \mathrm{i}_{\mathrm{L}}=(12 / 0.5 \mu \mathrm{H}) 5 \mu \mathrm{~s}=120 \mathrm{~A} \text { peak }
$$

This corresponds to $\mathrm{l}_{\mathrm{in}}$ (average) from the $\mathrm{i}_{\mathrm{in}}(\mathrm{t})$ plot of $30 \mathrm{~A}=1 / 2^{*} 5^{*} 120$. $\mathrm{P}_{\text {in }}$ (average) $=12^{*} 30=360 \mathrm{~W}=\mathrm{P}_{\text {out. }}$. This clearly implies since $R_{\text {out }}$ is $0.6 \Omega$ :
$V^{2}{ }_{\text {out }} / R_{\text {out }}=360 \Rightarrow V_{\text {out }}=-14.7 \mathrm{~V}$ and not the prior value. Volt-sec balance on the inductor then yields:

[^0]$i_{L}$ to zero before we reach $10 \mu$ s and the diode clamp holds it there until the next control pulse at $t=10 \mu \mathrm{~s}$ when $\mathrm{i}_{\mathrm{L}}$ ramps up. We repeat the result that for the DCM of operation $\mathrm{V}_{0}=$ -14.7 V larger than -12 V expected from the $\mathrm{M}(\mathrm{D})$ equations alone which only apply to the CCM conditions.

For HW\#2 show if R(load) is changed from $0.6 \Omega$ to $5 \Omega$ in the DCM of operation, then $\mathrm{V}_{\text {out }}$ changes to -13.4 V . $\mathrm{V}_{\text {out }}$ is now load dependent for DCM. This was not the case for CCM of operation. Explain why.

## C. Quantifying the CCM to DCM Transition

1. "K Parameters": $\mathrm{K}_{\text {critical }}$ versus K Plots

Simply speaking we will turn the $\Delta l>I(D C)$ criterion into a more general "K parameter" derived from I and a value of $\mathrm{K}_{\text {critical }}(\mathrm{D})$ derived from $\Delta \mathrm{i}$. K will always be $\mathrm{K}=\mathbf{2 L} / \mathrm{RT}_{\mathrm{s}}$ and will vary depending on the choices of circuit values and the choice of $f_{\text {sw }}$. The $k$ (critical) parameter will vary with the converter duty cycle,D, as shown below. We will compare a fixed K to K (critical) over a range of duty cycles to separate DCM from CCM operation. In general, CCM to DCM transitions will occur at some specific duty cycle and one mode of operation will occur over a specific range of duty cycles.

## a. General Concept

We will show the following in this lecture that each $\mathrm{K}_{\text {critical }}$ is unique to that circuit topology and duty cycle:
$\mathrm{K}_{\mathrm{c}}$ (buck) $=1-\mathrm{D}=\mathrm{D}^{\prime} \quad$ Unique $\mathrm{K}_{\mathrm{c}}$ dependence on D
$K_{c}($ boost $)=D\left(D^{\prime}\right)^{2} \quad \Rightarrow$ employed for each topology of $\mathrm{K}_{\mathrm{c}}$ (buck-boost) = D ${ }^{2} \quad$ converter.

Again K will depend only on the circuit elements and the switch frequency. Now lets examine the three major converters buck, boost, and buck-boost one by one.

## b. Buck Case



This is fixed by the circuit and switch frequency
$k($ critical $)=(1-D)=D^{\prime}$ and we can derive a critical load resistance $\mathrm{R}_{\mathrm{c}}=2 \mathrm{~L} /(1-\mathrm{D}) \mathrm{T}_{\mathrm{s}}$.
DC transformer equivalent for CCM of operation:
1:D


$$
\frac{V_{0}}{V_{\text {in }}}=D
$$


DCM Case
We will show


Note that the DC transfer function for DCM lies above CCM values at the same D value. We will prove this in lecture 38.

We are following a procedure that is really simple to set the inequalities between K and $\mathrm{K}_{\text {critical }}$.

$$
\begin{array}{ll}
I>\Delta i_{L} & \text { for } C C M \\
I<\Delta i_{L} & \text { for } D C M
\end{array}
$$

Insert buck converter expressions for $I$ and $\Delta i_{L}$ :

$$
\frac{D V_{g}}{R}<\frac{D D^{\prime} T_{s} V_{g}}{2 L}
$$

Simplify:

$$
\frac{2 L}{R T_{s}}<D^{\prime}
$$

This expression is of the form

$$
\begin{array}{ll} 
& K<K_{\text {criL }}(D) \quad \text { for } D C M \\
\text { where } & K=\frac{2 L}{R T_{s}} \text { and } \quad K_{\text {crit }}(D)=D^{\prime}
\end{array}
$$

Consider just the buck case below. For the $k$ value drawn, there will be a value of on time duty cycle $D$ that separates DCM from CCM.


Note also that if we choose circuit parameters and switch frequency carefully $\mathrm{K}>1.0$ we will never get DCM operation regardless of any D employed due to $\mathrm{K}_{\mathrm{c}}=\mathrm{D}^{\prime}$ and it will always be below unity.
c. Boost Case

Again $\mathrm{K}=2 \mathrm{~L} / \mathrm{RT}_{\mathrm{s}}$ is chosen by the circuit values and $\mathrm{f}_{\mathrm{sw}}$ choice, whereas $\mathrm{K}_{\text {critical }}$ varies with the duty cycle in a unique way for the boost.

$$
\begin{aligned}
& \mathrm{K}_{\mathrm{c}}=\mathrm{D}(1-\mathrm{D})^{2} \quad \mathrm{R}_{\mathrm{c}}=\frac{2 \mathrm{~L}}{\mathrm{D}(1-\mathrm{D})^{2} \mathrm{~T}_{\mathrm{S}}} \\
& \mathrm{~K}=\frac{2 \mathrm{~L}}{\mathrm{~T}_{\mathrm{s}}} \frac{1}{\mathrm{R}}
\end{aligned}
$$

$\mathrm{K}($ critical $)=\mathrm{D}(1-\mathrm{D})^{2}=\mathrm{DD}^{\prime 2}$ This is a function that has a maximum value $K(\max )=4 / 27$ at intermediate $D$ values. In this case can we ever avoid DCM of operation???

$$
\begin{array}{ccc}
\frac{V_{g}}{D^{\prime 2} R}>\frac{D T_{s} V_{g}}{2 L} & \text { for } C C M & K_{\text {crit }}(D) \\
\frac{2 L}{R T_{s}}>D D^{\prime 2} & \text { for } C C M
\end{array}
$$

The flow of thought from $\Delta l>I$ to $K_{\text {critical }}$ plots goes as shown

DC transformer equivalent for the CCM mode of operation: 1:D'

$\frac{V_{0}}{V_{\text {in }}}=\frac{1}{D^{\prime}}$

CCM Case
We showed previously

## DCM Case WE WILL SHOW



CCM case
DCM case
The CCM to DCM border occurs at a value of K(critical) dependent only on D in a quadratic manner. We choose circuit values and $f_{s w}$ to set $D$ to where the CCM to DCM transition occurs. Also the DCM transfer function always exceeds the CCM values for a given $D$ value. Now $R<R_{\text {min }}$ is equivalent to $\mathrm{K}>\mathrm{K}$ (critical) where the CCM to DCM transition occurs.

For HW\#2 prove that $\mathrm{K}_{\text {critical }}(\max )$ is only $4 / 27$ so that k can be chosen by circuit value choices so that DCM never occurs, if desired. What happens if $\mathrm{K}<\mathrm{K}_{\mathrm{c}}$ ? Are there
ranges of $D$ that provide $D C M$ and $C C M$ ? Be specific.

## d. Buck-Boost

$$
\mathrm{K}_{\mathrm{c}}=(1-\mathrm{D})^{2} \mathrm{R}_{\mathrm{c}}=\frac{2 \mathrm{~L}}{(1-\mathrm{D})^{2} \mathrm{~T}_{\mathrm{S}}}
$$

Again K is set by $2 \mathrm{~L} / \mathrm{T}_{\mathrm{s}}$ circuit and $\mathrm{f}_{\mathrm{sw}}$ values we choose. $\mathrm{K}_{\text {max }}$ (critical) never exceeds unity so we can choose K values such that DCM never occurs. We choose K to give the D value for the CCM to DCM transition.

2. Summary of $\mathrm{K}_{\mathrm{C}}$ and $\mathrm{R}_{\mathrm{C}}$ for the Big Three

| Converter | Kcrit(D) | $\max ($ Kcrit $)$ <br> $0 \leq D \leq 1$ | Rcrit(D) | $\max ($ Rcrit $)$ <br> $0 \leq D \leq 1$ |
| :---: | :---: | :---: | :---: | :---: |
| Buck | $(1-D)$ | 1 | $2 \mathrm{~L} /(1-\mathrm{D}) \mathrm{Ts}$ | $2 \mathrm{~L} / \mathrm{Ts}$ |
| Boost | $\mathrm{D}(1-\mathrm{D})^{2}$ | $4 / 27$ | $2 \mathrm{~L} / \mathrm{D}(1-\mathrm{D})^{2} \mathrm{Ts}$ | $27^{*} \mathrm{~L} / 2 \mathrm{Ts}$ |
| Buck-Boost | $(1-\mathrm{D})^{2}$ | 1 | $2 \mathrm{~L} /(1-\mathrm{D})^{2} \mathrm{Ts}$ | $2 \mathrm{~L} / \mathrm{Ts}$ |

The I(critical) value can be made an R (critical) for a fixed output voltage.

$$
\begin{aligned}
& K>K_{c} \text { is } C C M \Rightarrow R<R_{c}(D) \\
& K<K_{c} \text { is } D C M \Rightarrow R>R_{c}(D)
\end{aligned}
$$

For buck $\mathrm{D}^{\prime} \leq 1.0 \Rightarrow \mathrm{R}_{\text {crit }}>\frac{2 \mathrm{~L}}{\mathrm{~T}_{\mathrm{s}}} \therefore$ If $\mathrm{R}<\mathrm{R}_{\mathrm{c}}$ always $C C M$ At the CCM to DCM boundary of the DC load current, qualitative and quantitative changes occur in the effective DC transfer. The CCM to DCM border occurs at a value of K called K(critical). K(critical) depends only on the chosen value of $D$ and nothing else. We chose $K$ (circuit values) and $f_{s w}$ to set the $D$ value where the CCM and DCM transition occurs, if desired. The Buck is unique because we can choose K above unity so that DCM never occurs or so that it occurs at some specified D value. Looking ahead to lecture 38 we will prove the table given below.

## Summary

| Converter | $\underline{K}_{\text {orit }}(D)$ | $D C M$ | $D C M$ | $C C M$ |
| :--- | :--- | :---: | :---: | :--- |
| Buck | $(1-D)$ | $\frac{M(D, K)}{2}$ | $\frac{D_{2}}{2}(D, K)$ | $\frac{M(D)}{D}$ |
| Boost | $D(1-D)^{2}$ | $\frac{1+\sqrt{1+K / D^{2}}}{1+D^{2}}$ | $\frac{D^{2}}{D} M(D, K)$ | $\frac{K}{D} M(D, K)$ |
| Buck-boost | $(1-D)^{2}$ | $\frac{-D}{\sqrt{K}}$ | $\sqrt{K}$ | $1 /(1-D)$ |
|  |  |  |  |  |

The value of $D_{2}$ is also listed in terms of $K, D$ and $M(D)$. DCM occurs for $\mathrm{K}<\mathrm{K}_{\text {crit }}$ or CCM occurs for $\mathrm{K}>\mathrm{K}$ (critical).

## DCM operation is controversial.

1. Low value $L$ is required for $\Delta \mathrm{i}>\mathrm{l}_{\mathrm{DC}}$ means lower parts cost . However, larger $\Delta i$ means larger inductor core losses and perhaps core saturation.
2. Some applications need a natural voltage boost at light load ( $R=\infty$ ) such as self-starting fluorescent lights. However, for a microprocessor power supply any overvoltages at light load could be fatal, if too great.
3. The output voltage is load sensitive unless we employ voltage feedback to overcome this. If PWM dc-dc converters must operate at low power levels DCM behavior must be designed in from the onset.
We then conclude:
4. The discontinuous conduction mode occurs in converters containing current- or voltage-unidirectional switches, when the inductor current or capacitor voltage ripple is large enough to cause the switch current or voltage to reverse polarity.
5. Conditions for operation in the discontinuous conduction mode can be found by determining when the inductor current or capacitor voltage ripples and dc components cause the switch on-state current or off-state voltage to reverse polarity.
6. The dc conversion ratio $M$ of converters operating in the discontinuous conduction mode can be found by application of the principles of inductor volt-second and capacitor charge balance.

[^0]:    $V_{\text {in }} D_{1}+D_{2} V_{\text {out }}=0$
    $V_{\text {in }}=12 \mathrm{~V}, D_{1}=1 / 2$ and $V_{\text {out }}=-14.7 \mathrm{~V}$ implies $D_{2}$ in DCM operation is less than the $1 / 2$ value from CCM operation. $D_{2}=0.408$ and $D_{2} T_{s}=40.8 \mu \mathrm{~s}$. The $D_{2}$ value changes roughly from 0.5 to 0.4 . That means the load current drives

