LECTURE 18
Switches and Switch Stress: The Concept of Safe Operating Area for a Device

I. Ideal Switch Characteristics
   A. Block $\pm V$ with $I_{\text{OFF}} \equiv 0$
   B. Pass $\pm I$ with $V_{\text{ON}} \equiv 0$
   C. Zero switching delay and its benefits
   D. Power loss due to switches: zero in every way
      1. DC Loss: $R_{\text{ON}} = 0$, $V_{\text{ON}} = 0$
      2. Switching Loss: No delays, no device stored charge
   E. No stray $L_p$ or $C_p$ for undesired ringing!

F. Real Switches
   1. Limited quadrants of operation for real solid state switches
      a. One quadrant and device example

II. Active Switch Stress ($S$) and Switch Utilization ($U$)

   A. General Definitions
      $S(\text{active}) \sim V_{\text{off}}^{\text{sw}} I_{\text{rms}}^{\text{sw}}$ per switch
      $U \equiv \frac{P(\text{load})}{S}$ per switch

   B. Case of Flyback Converter
\[ V(\text{off}) \sim V_{g/D'} \quad \text{\{ } D_{\text{opt}} \text{\}} \quad \text{for} \]
\[ I(\text{on}) \sim I \sqrt{D} \quad \text{\{ } U_{\text{max}} \text{\}} \]

C. Table of \( U_{\text{max}} \) and \( D_{\text{opt}} \) for various Converters

Power Semiconductor technology map

- Silicon carbide FETS
- MOS-gated thyristors
- IGBT
- MOSFET
- Bipolar transistors

Year

The above selection of solid state switches will be matched to the \( I(D) \) through the device and the \( V(D) \) across the device as determined by detailed circuit analysis in the next few lectures. Analysis of \( V(D) \) and \( I(D) \) will follow the same procedure as \( M(D) \).
LECTURE 18
Switches and Switch Stress: The Concept of Safe Operating Area for a Device

A. Ideal Switch Characteristics:
There are five characteristics of a SPST ideal switch. You make think of a semiconductor power switch as you do of a light switch at home. It operates with no concern for losses in either the on or the off state.

1. Block ±V with \( i_t = 0 \): No leakage current flows when off

2. \( V_{sw}(ON) \equiv 0 \) at all \( i_t \), either ±i flow allowed

3. Switch on/off or off/on transitions occur with zero delay or instantaneous response time. Therefore, even for finite \( V \) and \( I \) during the switching, the energy \( E = (VI)(\Delta t) \) required to switch is near zero because the switch time is assumed to be zero. Removing this assumption is the first step to understanding real switches that operate at \( f_{SW} \). Even if the switch transitions lose only a little energy and with a fast switch time, they switch at 100kHz to 1 MHz so that over one second close to a million transitions occur, each adding to the total lost energy.

4. Power required to drive the switch is negligible. No DC
losses nor any dynamic switching loss. Typically, a switch driver controls 100-1000 times the power it dissipates. However, for some devices this drive power can approach 10 % of the energy switched as we will see.

5. No device capacitance is charged or discharged during $V_{\text{OFF}}$ or $V_{\text{ON}}$ states. No charge $Q$ is stored in semiconductor devices. No inductor current $i$ storage occurs during the on state due to either real inductors or due to leakage inductance’s of cores or due to wiring. Hence no additional stored energy flows to stress the switch via either $I_{\text{max}}$ and $V_{\text{max}}$. Removing this assumption is the another big step to truly understanding switch losses.

In summary an ideal switch is able to pass currents bi-directionally or to block voltages bi-directionally.

Note that SPDT switches may be modeled by two synchronized or commutated SPST switches. One is on while two is off and vice versa. The ideal switch model now needs to be deconstructed assumption by assumption to better appreciate switch losses, which account for 5-15 % of total loss depending on the specific conditions of the PWM converter involved.
B. Real Switches

There are five types of real switches we will predominantly deal with in power electronics, diodes, bipolar junction transistors (BJT), gate turn-off thyristors (GTO), field effect transistors (FET), and insulated gate bipolar transistors (IGBT), each of which has unique V-I characteristics shown below.

<table>
<thead>
<tr>
<th>Switch Property</th>
<th>Device Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>1. Passes current in one direction, blocks in the other</td>
<td>1. Diode</td>
</tr>
<tr>
<td>2. Passes or blocks current in one direction</td>
<td>2. BJT</td>
</tr>
<tr>
<td>3. Can pass in one direction or block in both directions</td>
<td>3. GTO</td>
</tr>
<tr>
<td>4. Can pass in both directions, but blocks in only one direction</td>
<td>4. FET</td>
</tr>
<tr>
<td>5. Passes or blocks current in one direction</td>
<td>5. IGBT</td>
</tr>
</tbody>
</table>

We need to realize that each switch has unique and limited turn-on and turn-off characteristics. Hence, depending on what is required in terms of current passing through the device when it is on and voltage that the device is required to block when it is off, we may have only one choice for a switch regardless of cost. Of course some circuit circumstances allow for us to choose from several switch possibilities, perhaps introducing cost as a final
determining factor. Below we examine the diode and transistor switches briefly in a four quadrant V-I space to introduce the concept of **safe operating area** (SOA) for the specific switch. This is a rule of thumb that is easy to define and provided by each switch manufacturer to guide the user. For any real semiconductor switch as opposed to mechanical switches multi-quadrant operation is never easy unless we employ series and parallel combinations of our five main switches.

![Four quadrant operation diagram](image)

Four quadrant operation is not possible in single device solid state switches. To achieve four quadrants one needs several devices in various series/parallel combinations

a. One quadrant switches

![One quadrant switch diagram](image)

Note the difference between bipolar transistors (only one-way current flow) and MOSFETs, (bi-directional current flow). Also, the bipolar of a different type can indeed stand off the opposite polarity but current flow is one-way, the other way. The key to consider in one quadrant switches is the $V_{\text{max}}(\text{off})$ and $I_{\text{max}}(\text{on})$ levels the switches are subjected to by circuit conditions.
To help thinking, consider the specific example of both switches above in a buck converter.

Several simple one quadrant switches are as shown below for both switches

**SW A**

a) BJT and IGBT symbols (a), and their idealized switch characteristics (b).

**SW B**

Diode symbol and its ideal characteristics.

The dynamic behavior during switching from a static off/on state to the other static state depends both on the switch device and the circuit. In the figure below we show three curves:

1. Perfect Switch trajectories
2. Typical turn-on V-I trajectory
3. Typical turn-off V-I trajectory
Switch current vs. voltage, showing the switching trajectories.

The safe operating area as obtained from the manufacturers device specifications must lie well outside switching trajectories as shown below:

Switch manufacturers also provide estimated device switching times based on operating conditions to better estimate the energy lost during switching \( W = \int V*I \, dt \).

First lets refresh our memory on bipolar diode and transistor DC characteristics as well as some dynamic issues for these two one quadrant switches. Hopefully, this is a review for most students. If not we will cover these devices again when we focus in on the power electronic versions of these classic devices. All bets are off that these power electronic versions even vaguely resemble the microelectronic versions, especially for FET’s
Static models of diodes involve the following:

\[ \begin{align*}
R_{\text{off}} & \quad R_{\text{on}} \\
\quad & \quad V_{\text{on}}
\end{align*} \]

**For HW #4** from the MUR3040PT diode data book for practice obtain all three values: \( R_{\text{on}} = 0.015 \), \( R_{\text{off}} = 40 \text{ m}\Omega \), and \( V_{\text{on}} = 0.94 \text{ V} \).

Static characteristics do not tell the full story of any device. Like people the dynamic characteristics may reveal new and unexpected behavior. For example, the \( V_{\text{on}} \) for the diode above does have a brief voltage overshoot when driven by a constant current source to turn it on. This needs to be accounted for in any dynamic model of diode operation as the dynamic I-V is unique.
A static npn bipolar transistor model should involve the following two values:

For HW #4 from the measured transistor characteristics below for practice obtain: \( R_{on} = 134 \, \text{m} \Omega \) and \( V_{on} = 0.08 \, \text{V} \).
The discussion of the thyristor, the gate turn-off thyristor and the insulated gate bipolar transistor will have to await a more full description of these unique switches. This will occur in later lectures.

II. Active/Switch Stress and the Concept of Switch Utilization

We will below introduce quantatation to the concept of switch stress via a term, $S$, and also introduce an engineering term, $U$, to describe how well we are utilizing the chosen switch capability to the circuit need of that switch. The former can be compared to the SOA given by the switch manufacturer to avoid switch failure and the later can be used as a guide to answer the question of whether or not we are fully utilizing a chosen switch in the specific circuit to better access the costs on the bill of lading. What complicates the matter is that $S$ and $U$ depend on the duty cycle range employed causing tradeoffs to be made in any PWM converter design between the power switches and the controller conditions allowed.

A. General: $S$(active) only

The cost of many PWM converters is primarily the expensive solid state actively driven switches as well as the passive diode switches. For a circuit of $K$ such switches
S = total switch stress \equiv \sum_k V(\text{peak blocking}) I(\text{on rms})

This sum, S, depends both on V blocking levels and current on levels as well as topology of the circuit and use of isolation transformers with known turns ratios. Ringing due to leakage inductance’s only adds to peak voltage stress.

We want to minimize this stress yet still have maximum power flow! And we want to use the cheapest switch possible to make more profit on the PWM converter.

Utilization \equiv \frac{P(\text{load})}{S(\text{active})} \quad \text{We want to maximize}

U although typically it is a value <1 depending on the operating point, using transformers.

**B. Case of Flyback Converter with one transistor**

(a) Find peak blocking voltage

V_{tr}^{\text{stand off}} = V_g + \frac{V_o}{n}

and

\frac{V_o}{V_g} = n \frac{D}{D'} , \quad \frac{V_o}{n} = \frac{D}{D'} V_g

V_{tr}^{\text{stand off}} = V_g \left[ 1 + \frac{D}{D'} \right] = \frac{V_g}{D'} \quad \text{This is a peak value.}

(b) Find the rms current for on-conditions

I_{Q1}(\text{RMS}) = I_g \text{ rms}

I_{Q1}(\text{rms}) = I \sqrt{D}

I is in the magnetic
\[
\frac{P_{\text{load}}}{V_g \sqrt{D}}
\]

S active is the transistor stress!

\[
S(\text{active}) = V_{\text{TR \ (off)}} I_{Q \ (\text{rms})} = \left( V_g + \frac{V_o}{n} \right) I \sqrt{D}
\]

\[
= V_g I \sqrt{D} / D'
\]

(c) Utilization \[ \equiv \frac{P(\text{load})}{S(\text{active})} \]

1. Let's find \( P(\text{load}) \) in terms of \( V_o I_o \) for dc converter. Notice the three different currents in the flyback:
   - \( I_g \) from dc input source: \( I_g = DI(\text{magnetics}) \)
   - \( I_o \) into the load = \( I(\text{magnetics})D'/N \)
   - \( I \) the current in the magnetics

\[
P(\text{load}) = V_o I_o = V_o I \frac{D'}{n}
\]

2. \( S(\text{active}) \) should be in same variables as \( P(\text{load}) \) to get \( U(\text{flyback}) \).

\[
S(\text{flyback}) = \frac{V_g I \sqrt{D}}{D'} \quad \text{and} \quad V_g = V_o \frac{D'}{n} \frac{1}{D}
\]

\[
S = \frac{V_o}{n} \frac{I}{\sqrt{D}} \quad \text{same variables as} \ P(\text{load}) \ \text{for flyback}
\]

\[
U(\text{flyback}) = \frac{P(\text{loadflyback})}{S(\text{activeflyback})} = \frac{V_o}{n} \frac{I \ D'}{\sqrt{D}} = D' \sqrt{D}
\]

To find \( U_{\max}(\text{flyback}) \) versus \( D \) use \( dV/dD = 0 \).
\[
\frac{dV}{dD} = \frac{\partial [(1-D)\sqrt{D}]}{\partial D} = 0
\]

\[
\frac{1}{2} D^{-1/2} - 3/2D^{1/2} = 0 \text{ thus } D = 1/3.
\]

\[
U = 0.385
\]

\[
V_{\text{tr(on)}} \quad 1/3 \quad V_{\text{tr(1/3)}}
\]

\[
D = 1/3 \text{ minimizes the product of } V_{\text{tr(on)}} \times I_{\text{tr}} \text{ (on rms). We know a maximum occurs between } D = 0, V = 0 \text{ and } D = 1, V = 0 \text{ for the flyback. However, } U_{\text{max}} \text{ is not the only issue so } D \Rightarrow U_{\text{max}} \text{ is a starting point all other issues neglected. In design we have some fixed quantities such as: }
\]

\[
V_o, \ V_g \text{ and load power (} V_o \times I_o \text{) product. Then } D \text{ and } n \text{ for example are free to choose.}
\]

Summarize (transformer/isolated) flyback:

\[
I_Q(\text{rms}) = I \sqrt{D}, \quad \frac{V_o}{V_g} = n \frac{D}{D'}
\]

\[
V_{Q(\text{off})} = \frac{V_g}{D'}
\]

Given:

\[
\frac{V_o}{V_g} \text{ fixed we can trade off } n \text{ vs } D \text{ to achieve } \frac{V_o}{V_g}
\]

Since \[
\frac{V_o}{V_g} = \frac{nD}{D'} \text{ two extremes are: } (1) D \rightarrow 1.0 \Rightarrow n \downarrow \]

but this means for fixed \(V_o\), \(V_g \uparrow\) which causes \(V_{\text{tr(on)}} \uparrow\)

(2) \(D \rightarrow 0 \Rightarrow n \uparrow\) on secondary but for fixed \(V_{\text{out}}\) this causes \(I_{\text{tr(on)}} \uparrow\)

\[
\therefore D \approx 1/3 \text{ a good first guess.}
\]
Flyback line 3 you sacrifice U to achieve input/output isolation.

Some comments are:

(a) Line 3 flyback results also work for other converters.

(b) Line 2 boost without trf. isolation

\[
\begin{array}{c}
\text{D} = 0: \text{Tr is always off, diode always on, } U = P/S \text{ then goes to a large value.} \\
\text{No } I_{on} \text{ stress but } V_{off} \text{ (stress)} \\
\text{D} = 0 \text{ gives maximum utilization but } V_o = V_g \text{ is limited.}
\end{array}
\]

(c) Line 6 only get a maximum switch utilization U=½ at D=0
Add transformer isolation to boost to get dc isolation BUT V(off) on switches increases! WIN - WIN Case

(d) Line 5 full-bridge buck-derived
Given: \( V_g = 500 \)
\( V_o = nDV_g \)
\( V_o = 5 \)
\( P_o = kW \) is a fixed constraint
Choose \( n \rightarrow 100 \) because \( D \rightarrow 1 \) and at \( D = 1 \)
\( U(max) = .35 \) the best we can hope for.
\[
\frac{P(\text{load})}{S(\text{active})} \Rightarrow S(\text{active})@U_{\text{max}} = \frac{kW}{.35} = 2.9 \text{ kVA} = S_{\text{max}}
\]

Compare to line 1 non-isolated buck \(V_o = DV_g\) and \(V_g = 500\), \(V_o = 5\) \(I_o = kW\)

\[\Rightarrow D \text{ must be } .01\]

\[\Rightarrow U_{\text{max}} = \sqrt{D} = .1, \quad S = \frac{kW}{0.1} = 10\text{kVA}\]

In summary the tradeoffs with extra cost of transformers and core reset complexity we find:

<table>
<thead>
<tr>
<th>isolated buck</th>
<th>non-isolated</th>
</tr>
</thead>
<tbody>
<tr>
<td>U higher</td>
<td>U lower</td>
</tr>
<tr>
<td>S lower</td>
<td>S higher</td>
</tr>
</tbody>
</table>

A reminder grading in this course is 60% HW (We are doing this weekly). So far we had

HW#1 Chapter 2 Erickson Pbms 2,3,4,6 and class note questions
HW#2 Chapter 3 Pbms 6,7 of Erickson and class note questions
HW#3 Chapter 6 Pbms 6,7 of Erickson and class note questions
HW#4 Chapter 4 Erickson Pbms 2,4,5,6 and class note questions

Note that we reassigned HW pbm. 6.11 which is now a design problem due for your midterm exam not in HW #3. See section 6.4.2 to guide you.

As a help to Erickson’s Chapter 4 HW problems below we give a converter circuit, analyze its DC states of operation to find the maximum or worst case DC voltage and current requirements of the switches employed in that specific circuit topology. These maximums set by the circuit must be exceeded by the manufacturers device specifications under all conditions of operation. There will be both DC maximums and transient maximums.
We will start with the DC levels.

\textbf{SWa on/SWb off}

\begin{align*}
V_{L1} &= V_g \\
V_{L2} &= -V_1 + V_g - V \\
I_{C1} &= I_2 \\
I_{C2} &= I_2 - \frac{V}{R}
\end{align*}

\textbf{Volt-sec balance on L}_1

\begin{align*}
V_{L1} &= DV_g + D'V_1 \\
V_1 &= -\frac{D}{D'} V_g
\end{align*}

\textbf{SWa off/SWb on}

\begin{align*}
V_{L1} &= V_1 \\
V_{L2} &= -V \\
I_{C1} &= -I_1 \\
I_{C2} &= I_2 - \frac{V}{R}
\end{align*}

\textbf{Volt-sec balance on L}_2

\begin{align*}
V_{L2} &= D(-V_1 + V_g - V) - D'V \\
0 &= -DV_1 + DV_g - V \\
\frac{D^2V_g}{D'} + DV_g - V &= \frac{DV_g(D+D')}{D'} - V \\
V_2 &= V = \frac{DV_g}{D'}
\end{align*}
\[ I_{C1} = D I_2 - D'I_1 \]
\[ I_2 = \frac{V}{R} \]
\[ I_1 = \frac{DV}{D'R} \]

The above equations give the equations for the DC operating voltages. Now we consider values of \( V_{\text{off}} \) and \( I_{\text{on}} \) for both switches.

Maximum DC switch ratings will be functions of both circuit values and switching duty cycles but will not vary with \( f_{sw} \).

**\( V_{\text{OFF}} \) and \( I_{\text{ON}} \) for switch a**

\[ V_a = V_g - V_{L1} = V_g - D V - D'(\frac{-D}{D'} V_g) \]
\[ \therefore V_a = V_g \]
\[ I_a = I_2 + I_1 = \frac{V}{R} + \frac{DV}{D'R} = \frac{V}{D'R} \]

**\( V_{\text{OFF}} \) and \( I_{\text{on}} \) for switch b**

\[ V_b = V_g - V_1 = V_g/D' \]
\[ I_b = -I_1 - I_2 \]
\[ = -D V - \frac{V}{D'R} = -\frac{D V g}{D'^2 R} \]
\[ \therefore I_b < 0 \]

**HW#4 problem 4.6** of Erickson, is a also a one quadrant switch.