


2-16

"Containment"

Cube A_0 contains cube $A_0\bar{A}_1$

2-17

Implicants
& Prime
Implicants



Implicant: cube
containing only
ON-SET, DC-SET
pts.


$$f_1 = x_2' + x_1 x_3'$$

PI: a cube (pt, line, sq, ...)
not contained by other cube

2-19

EPI

- One or more vertices not contained by another PI
- Non-essential PI?
- EPI(s) must be included in minimized expression (SOP)




13-762
50 SHEETS FILLER 5 SQUARE
42-381
50 SHEETS EYE-GLASS 5 SQUARE
42-382
100 SHEETS EYE-GLASS 5 SQUARE
42-383
200 SHEETS EYE-GLASS 5 SQUARE
42-384
200 RECYCLED WHITE 5 SQUARE
Made in U.S.A.



Positive True (Active High) vs Negative True (Active Low) Signal Polarity.

Katz

	Sig state	Logic level	Voltage
Active High	Asserted (active)	1	H
	De-asserted (inactive)	0	L
Active Low	Asserted	1	L
	De-asserted	0	H



2 interpretations


① $OUT(AH) = \sim IN(AH)$

or ② $OUT(AL) = IN(AH)$

(bubble $\equiv AH \rightleftharpoons AL$)

Wakerly

Active Low	Asserted	0	L	SAME AS AH
	Deasserted	1	H	




$NOUT(AL) = \sim IN(AH)$

This interpretation is compatible with verilog and also allows conversion $AH \rightleftharpoons AL$ via bubble.

"Rules" for Dealing w/ sig Polarity


- 1) Logic Gate symbols always have same TT (logic symbol fn)







- 2) Indicate signal polarity (AH/L) by naming convention.

Verilog-compatible NOUT or OUT-L

- 3) Everything inside of a logic gate (AND, OR, ...) is Active High
- 4) Use bubbles to convert inputs to Active High if needed. A bubble on output will convert back to Active Low if needed.





4 Ways to Make an AND




Input Pol	AH	AL	AH	AL
Output Pol	AH	AH	AL	AL

"Bubble Matching"



same ckt transformed to match bubbles



Bubbles "cancel"